Texas Instruments TPS65186RGZT
- Part No.:
- TPS65186RGZT
- Manufacturer:
- Texas Instruments
- Category:
- Power Management - Specialized
- Package:
- 48-VFQFN Exposed Pad
- Datasheet:
-
TPS65186RGZT.pdf
- Description:
- IC PWR MGMT E INK 48VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:250
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS65186RGZT from Texas Instruments is a highly integrated PMIC designed specifically for E Ink® Vizplex™ electronic paper displays, generating ±15-V LDO outputs (VPOS/VNEG), ±16-V DC-DC rails, 22-V/–20-V charge-pump gate supplies (VDDH/VEE), and an adjustable –5.11-V VCOM driver - all from a single 3.0–6.0-V input. It supports 9.7-inch+ panels and enables precise backplane biasing with ±10-mV tracking accuracy and automatic kickback calibration.
For engineers reviewing the TPS65186RGZT datasheet, TPS65186RGZT pinout, TPS65186RGZT application, or TPS65186RGZT equivalent, this device delivers production-ready power sequencing, I²C-programmable rail control, thermistor-based panel temperature monitoring (±1°C), and integrated power-good signaling - critical for e-reader, EPD controller, and low-power portable display systems.
Technical Context
The TPS65186RGZT integrates two high-efficiency switching regulators: a boost converter (DCDC1) generating +16 V (up to 250 mA) and an inverting buck-boost (DCDC2) generating –16 V (up to 250 mA), both operating at 1 MHz. These feed two independent charge pumps (CP1: +22 V @ 10 mA; CP2: –20 V @ 12 mA) and two tracking LDOs (LDO1: +15 V / 120 mA; LDO2: –15 V / 120 mA) with ±50-mV inter-rail tolerance.
Its analog subsystem includes a 9-bit programmable VCOM amplifier (0 to –5.11 V, ±10 mV step), integrated NTC thermistor interface (TS pin), and automatic panel kickback voltage measurement with nonvolatile storage. Power sequencing is controlled via I²C (7-bit address 0x48) and hardware pins (PWRUP, WAKEUP), with open-drain PWR_GOOD indicating regulation status of CP1, CP2, LDO1, and LDO2.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 3.0 V to 6.0 V - supports single-cell Li-ion or regulated 3.3/5-V system rails without external pre-regulation. |
| VPOS / VNEG Output | +15 V / –15 V, ±1% tolerance, 120 mA each - provides matched source-driver supply for active-matrix EPD panels. |
| VPOS–VNEG Tracking | ±50 mV max difference - ensures stable differential timing margins across temperature for E Ink waveform fidelity. |
| VCOM Adjustment Range | 0 V to –5.11 V in 10-mV steps (9-bit) - enables fine-tuned panel backplane bias to compensate for manufacturing variation and aging. |
| I²C Interface | Standard-mode (400 kHz), 7-bit address 0x48 - allows full rail enable/disable, voltage programming, sequencing, and interrupt configuration. |
| Thermal Monitoring | Integrated NTC interface (TS pin) with ±1°C accuracy (0–50°C) - supports panel temperature compensation and thermal safety shutdown at 150°C. |
| Package | 48-pin VQFN (RGZ), 7.0 mm × 7.0 mm, 0.5-mm pitch - exposes thermal pad (PBKG) tied to VN for efficient heat dissipation in compact e-reader layouts. |
Pinout & Package
TPS65186RGZT uses a 48-pin VQFN (RGZ) package with exposed thermal pad (PowerPad®) electrically connected to PBKG and intended to be soldered to a wide copper trace tied to VN (–16 V) for thermal and electrical performance. Pin numbering follows top-view layout per TI SLVSB04A datasheet.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN | Main input supply | 3.0–6.0-V primary power for digital core, LDO bias, and DC-DC controllers. |
| VIN_P | Inverting buck-boost input | Dedicated input for DCDC2 (–16 V rail); decoupled separately for noise isolation. |
| VB / VB_SW | Boost converter output/switch node | VB = +16 V rail; VB_SW = switch node for external inductor (2.2 µH) and diode/capacitor network. |
| VN / VN_SW | Inverting buck-boost output/switch node | VN = –16 V rail; VN_SW = switch node for external inductor (4.7 µH) and capacitor network. |
| VPOS / VNEG | LDO outputs | +15 V / –15 V source-driver supplies; track within ±50 mV; each rated for 120 mA continuous load. |
| VDDH_D / VEE_D | Charge pump base voltages | VDDH_D = +16 V input to CP1; VEE_D = –16 V input to CP2 - fed directly from DCDC1/DCDC2 outputs. |
| VCOM_CTRL / VCOM | VCOM amplifier control & output | VCOM_CTRL enables/disables VCOM discharge; VCOM = filtered output (0 to –5.11 V) driving panel backplane. |
| SCL / SDA | I²C interface | Standard-mode (400 kHz) bidirectional bus for register access, sequencing, and calibration data readback. |
| PWR_GOOD | Open-drain power-good indicator | Pulled low if CP1, CP2, LDO1, or LDO2 is disabled, unregulated, or faulted - requires external pull-up. |
| TS | Thermistor input | Analog input for 10-kΩ NTC + 43-kΩ linearization resistor; enables panel temperature measurement (–10°C to 85°C). |
Key Features
| Feature | Design Value |
|---|---|
| Integrated VCOM amplifier with EEPROM calibration storage | 9-bit programmable (0 to –5.11 V), ±10-mV step, ±1.5% accuracy; stores kickback measurement result as power-up default. |
| Automatic panel kickback voltage measurement | On-chip ADC and timing logic eliminate manual VCOM calibration during production; reduces test time and yield loss. |
| Programmable power-up/power-down sequencing | I²C-configurable delay timers (UDLY/DDLY registers) and hardware-triggered (PWRUP/WAKEUP) state transitions ensure safe EPD panel bias ramping. |
| Panel temperature monitoring with interrupt | Hardware-supported NTC reading with HOT/COLD threshold interrupts and delta-T change detection - enables adaptive waveform tuning. |
| Four-rail power-good monitoring | Single open-drain PWR_GOOD pin reflects regulation status of CP1, CP2, LDO1, and LDO2 - simplifies system-level power validation. |
Applications
| EPD Panel Power Supply | E-Book Reader System |
|---|---|
|
Use Scenario: Powering 9.7-inch+ active-matrix E Ink Vizplex panels requiring tightly tracked ±15-V source drivers, ±22/–20-V gate supplies, and calibrated VCOM bias. IC Role / Device Role / Timing Role: Single-chip PMIC providing all six critical EPD rails with synchronized startup, inter-rail tracking, and panel-specific voltage tuning. Use Value: Eliminates discrete DC-DC, LDO, and charge-pump ICs; reduces BOM count by ≥5 components and PCB area by >30% versus multi-chip solutions. |
Use Scenario: Enabling low-quiescent-power sleep/wake cycles in battery-powered e-readers with thermal-aware display management. IC Role / Device Role / Timing Role: Manages deep-sleep current (3.5 µA), wake-on-interrupt (WAKEUP pin), and fast power-up (<1.8 ms) for responsive user experience. Use Value: Extends battery life via sub-10-µA system standby; supports firmware-driven VCOM recalibration without host MCU intervention. |
| EPSON S1D13522 (ISIS) Timing Controller Support | OMAP-Based EPD Platform |
|
Use Scenario: Providing compliant power rails and sequencing for EPSON's ISIS timing controller used in commercial e-reader designs. IC Role / Device Role / Timing Role: Supplies VPOS/VNEG (±15 V), VDDH/VEE (±22/–20 V), and VCOM with timing-aligned enable signals matching ISIS power requirements. Use Value: Meets ISIS datasheet rail tolerances and sequencing windows; eliminates need for custom power sequencing logic or FPGA glue logic. |
Use Scenario: Integrating with TI OMAP processors that include software-based EPD timing control but lack dedicated EPD power peripherals. IC Role / Device Role / Timing Role: Offloads all analog power generation and panel biasing from the application processor, freeing CPU cycles for rendering and UI. Use Value: Enables use of standard OMAP Linux BSPs without hardware modification; supports runtime VCOM adjustment via I²C from userspace. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar EPD power management applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65185RGZT | Lower VPOS/VNEG current (100 mA vs. 120 mA); no VCOM amplifier; fixed 22-V/–20-V charge pumps (no VDDH/VEE adjustment) | Targeted at smaller panels (<7 inch); lacks automatic kickback calibration and panel temperature sensing | Select when panel size and VCOM precision requirements are relaxed and cost sensitivity is higher. |
| MAX17135ETJ+ | Higher input range (4.5–28 V); includes integrated gate drivers; no I²C VCOM control or kickback measurement | Designed for larger industrial EPD panels; requires external microcontroller for VCOM calibration and sequencing | Select for high-input-voltage systems or where integrated gate drivers reduce external component count despite added complexity. |
Compared with TPS65186RGZT, TPS65185RGZT sacrifices VCOM programmability and panel calibration for lower cost and footprint, while MAX17135ETJ+ trades I²C-integrated intelligence for wider input range and gate-driver integration - making TPS65186RGZT the optimal choice for mid-to-large consumer e-readers demanding production-ready calibration and thermal awareness.
Availability
TPS65186RGZT is available at Aetrix Electronics and suitable for e-book readers, EPD controller reference designs, and portable electronic paper display systems requiring stable component supply, long-lifecycle support, and consistent parametric performance across production batches.
Supply support for TPS65186RGZT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in low-power display and portable electronics solutions.
The TPS65186RGZT belongs to TI's EPD-specific PMIC product line, engineered to consolidate all power functions required by E Ink Vizplex panels - eliminating design risk, reducing qualification time, and enabling rapid deployment in battery-constrained portable devices.
FAQ
What is the input voltage range supported by the TPS65186RGZT?
The TPS65186RGZT supports an input voltage range of 3.0 V to 6.0 V on VIN, VIN_P, and VIN3P3 pins. This accommodates single-cell Li-ion batteries (3.0–4.2 V) and regulated 3.3-V or 5-V system supplies without external pre-regulation. Undervoltage lockout activates at 2.9 V with 400-mV hysteresis to prevent erratic operation during brownout conditions.
How does the TPS65186RGZT achieve VPOS and VNEG voltage tracking?
The TPS65186RGZT achieves VPOS–VNEG tracking through internal feedback alignment and matched LDO architecture, guaranteeing a maximum difference of ±50 mV across temperature and load. This is verified under test conditions with ±20 mA load at 0°C–60°C, ensuring stable differential timing for E Ink waveforms - a key requirement for grayscale consistency in TPS65186RGZT-based displays.
Can the TPS65186RGZT automatically calibrate VCOM for E Ink panels?
Yes, the TPS65186RGZT includes on-chip circuitry to measure panel kickback voltage and store the result in nonvolatile memory. When enabled, this feature eliminates manual VCOM calibration during production. The calibrated value becomes the default VCOM power-up setting, improving yield and reducing test time - a unique capability confirmed in the TPS65186RGZT datasheet Section 5 and Figure 17.
What thermal protection features does the TPS65186RGZT provide?
The TPS65186RGZT incorporates thermal shutdown at 150°C with 20°C hysteresis, plus a dedicated TS pin for external NTC-based panel temperature monitoring. The TS interface supports programmable HOT/COLD thresholds and delta-T interrupts, enabling firmware-driven thermal compensation of EPD waveforms - critical for maintaining image quality across ambient conditions in TPS65186RGZT deployments.
Is the TPS65186RGZT compatible with EPSON S1D13522 (ISIS) timing controllers?
Yes, the TPS65186RGZT is explicitly validated for use with EPSON S1D13522 (ISIS) and S1D13521 (Broadsheet) timing controllers. Its rail voltages (±15 V LDOs, ±22/–20 V charge pumps), sequencing flexibility, and I²C programmability meet ISIS power requirements per EPSON application notes - making TPS65186RGZT a drop-in power solution for ISIS-based e-reader reference designs.
TPS65186RGZT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- E Ink®, Vizplex™
- Package/Case:
- 48-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- E Ink®, Vizplex™ Display, OMAP™
- Current - Supply:
- 5.5mA
- Voltage - Supply:
- 3V ~ 6V
- Operating Temperature:
- -10°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-VQFN (7x7)
TPS65186RGZT FAQ
1.How can I place an order for TPS65186RGZT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS65186RGZT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS65186RGZT reliable?
The price and inventory of TPS65186RGZT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS65186RGZT is usually 5 days.
3.What payment methods are accepted for TPS65186RGZT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS65186RGZT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS65186RGZT?
TPS65186RGZT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS65186RGZT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS65186RGZT?
For technical support, including TPS65186RGZT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS65186RGZT requirements.
6.How does Aetrix verify that TPS65186RGZT is sourced from the original manufacturer or authorized distributors?
All TPS65186RGZT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS65186RGZT meets industry standards.
7.What is the process for return or replacement of TPS65186RGZT?
All TPS65186RGZT units undergo pre-shipment inspection (PSI). If there is an issue with TPS65186RGZT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS65186RGZT part is unused and in its original packaging.
Return procedure for TPS65186RGZT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS65186RGZT Tags

-
TPS2511DGNR
Texas Instruments

-
UTC2000/MG
Microchip Technology

-
TUSB320HAIRWBR
Texas Instruments

-
TPS61252DSGR
Texas Instruments

-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments

-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments

-
STUSB1600AQTR
STMicroelectronics

-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments

-
TPS65150PWPR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

