Texas Instruments TPS6521906RSMR
- Part No.:
- TPS6521906RSMR
- Manufacturer:
- Texas Instruments
- Category:
- Power Management - Specialized
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
TPS6521906RSMR.pdf
- Description:
- Integrated power management (PM
- Quantity:
- Payment:

- Shipping:

Inventory:3,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS6521906RSMR from Texas Instruments is a programmable Power Management IC (PMIC) integrating three synchronous buck converters (1×3.5A, 2×2A) and four LDOs (2×400mA, 2×300mA) for industrial SoC power delivery. It supports dynamic voltage scaling, I²C-based sequencing, EEPROM configuration, and operates across –40°C to +105°C ambient temperature - enabling robust power management in AM62x/AM64x-based HMIs and PLCs.
For engineers reviewing the TPS6521906RSMR datasheet, TPS6521906RSMR pinout, TPS6521906RSMR application, or TPS6521906RSMR equivalent, key selection criteria include its RSM 32-pin QFN package (4.0 mm × 4.0 mm), configurable rail voltages (0.6–3.4 V for bucks/LDO1–LDO2; 1.2–3.3 V for LDO3–LDO4), low-quiescent-current PFM/PWM operation, and multi-PMIC support for systems requiring >14 rails.
Technical Context
The TPS6521906RSMR implements three independent buck regulators with integrated high-side/low-side FETs, supporting up to 2.3 MHz switching frequency and dynamic voltage scaling via I²C. Each buck uses dual switch pins (e.g., LX_B1_1/LX_B1_2) and dedicated feedback inputs (FB_B1–FB_B3) for precise output regulation.
Its four LDOs are functionally partitioned: LDO1/LDO2 accept 1.5–5.5 V input and support bypass-mode load-switch operation for SD-card interfaces; LDO3/LDO4 accept 2.2–5.5 V input and offer fixed 1.2–3.3 V outputs with optional load-switch capability. All rails are configured via EEPROM and controlled through a standard/fast-mode+/I²C interface.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.5 V to 5.5 V on VSYS and all PVIN pins - enables direct compatibility with common industrial pre-regulators and battery-backed supplies. |
| Buck Output Current | 3.5 A (BUCK1), 2 A (BUCK2 & BUCK3) - sufficient to power core rails of AM62x/AM64x SoCs without external current boosting. |
| LDO Output Current | 400 mA (LDO1/LDO2), 300 mA (LDO3/LDO4) - supports peripheral I/O, DDR termination, and auxiliary logic with configurable bypass/load-switch modes. |
| Operating Temperature | –40°C to +105°C ambient - qualified for extended industrial environments including HVAC controllers and protection relays. |
| I²C Interface | Standard, fast-mode, and fast-mode+ (up to 1 MHz) - allows real-time rail reconfiguration and fault monitoring in active systems. |
| Quiescent Current | 250 µA typical in ACTIVE state (all rails on, no load, PFM mode) - minimizes standby power in always-on industrial edge nodes. |
| Package | RSM: 32-pin QFN, 4.0 mm × 4.0 mm, 0.4 mm pitch - compact footprint with exposed thermal pad for efficient PCB heat dissipation. |
Pinout & Package
RSM package: 32-pin QFN, 4.0 mm × 4.0 mm body, 0.4 mm pitch, thermally enhanced with exposed PGND pad. Requires minimum 6 vias under thermal pad for optimal thermal performance per TI design guidelines.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| FB_B1, FB_B2, FB_B3 | Buck feedback inputs | Connect to respective buck output filters; configure nominal VOUT via EEPROM; tie to GND if rail disabled. |
| LX_B1_1 / LX_B1_2, LX_B2, LX_B3 | Buck switch node outputs | Drive external inductors; dual LX pins for BUCK1 reduce conduction loss and EMI; require low-ESR ceramic output capacitors. |
| PVIN_B1_1 / PVIN_B1_2, PVIN_B2, PVIN_B3, PVIN_LDO1–PVIN_LDO34 | Power input terminals | Each requires ≥4.7 µF (bucks) or ≥2.2 µF (LDOs) ceramic bypass capacitance; must not exceed VSYS by more than 200 mV (buck) or 20 mV (LDO). |
| VLDO1–VLDO4 | LDO output terminals | Deliver regulated outputs; each requires ≥2.2 µF ceramic output capacitor; LDO1/LDO2 support SD-card IO voltage switching via VSEL_SD. |
| SCL / SDA | I²C serial interface | Supports up to 1 MHz clock; logic levels referenced to external pull-up voltage (VIO); require series resistors for ESD protection per TI layout guidance. |
| EN/PB/VSENSE | Multi-function enable/input | Configurable as enable (high-active), push-button monitor (600 ms ON / 8 s OFF), or power-fail comparator input - eliminates need for external supervisor IC. |
Key Features
| Feature | Design Value |
|---|---|
| EEPROM programmability | Non-volatile register storage enables one-time factory configuration of default rail voltages, sequencing order, and fault responses - eliminating boot-time I²C initialization overhead. |
| Dynamic voltage scaling (DVS) | All three buck converters support real-time VOUT adjustment via I²C during operation - essential for adaptive power management in AM62x/AM64x CPU/GPU DVFS schemes. |
| SD-card compatible LDOs | LDO1 and LDO2 support 1.8 V / 3.3 V IO switching via VSEL_SD pin and operate in bypass mode - directly powers SDIO interfaces without external level shifters. |
| Multi-PMIC coordination | GPIO and MODE/RESET pins enable synchronized startup/shutdown across two or more TPS65219 devices - scales to >14-rail systems for complex industrial SoCs. |
| Low-IQ PFM/PWM hybrid mode | Auto-switching between pulse-frequency modulation (PFM) at light load and quasi-fixed-frequency PWM at heavy load - maintains >85% efficiency from 10 µA to full rated current. |
Applications
| HMI Power Subsystem | PLC Mainboard Supply |
|---|---|
|
Use Scenario: Powering ARM-based HMI SoCs (e.g., AM62x) with multiple voltage domains including core, DDR, and display interface rails. IC Role / Device Role / Timing Role: Central PMIC managing 7+ regulated rails, executing power-up sequence with <3.2 ms EEPROM-read latency, and responding to SoC-initiated DVS commands. Use Value: Reduces bill-of-materials by consolidating discrete DC/DC and LDOs; supports seamless 1.8 V ↔ 3.3 V SDIO switching for embedded eMMC/uSD slots. |
Use Scenario: Providing isolated, sequenced, and monitored power to microcontroller, analog I/O, communication interfaces (RS-485, CAN), and fieldbus PHYs in DIN-rail mounted PLCs. IC Role / Device Role / Timing Role: Primary power controller delivering 3.3 V (LDO1), 2.5 V (LDO2), 1.8 V (LDO3), and 1.2 V (BUCK1) with UV/OVP fault detection and nRSTOUT reset assertion. Use Value: Enables single-supply (5 V or 3.3 V) operation while maintaining strict rail monotonicity and fault isolation - critical for SIL-2 functional safety compliance. |
| Industrial PC Baseboard | Video Surveillance NVR |
|
Use Scenario: Powering x86 or RISC-V industrial compute modules requiring tightly regulated core, memory, and PCIe auxiliary rails. IC Role / Device Role / Timing Role: Configured in multi-PMIC mode with TPS6521907 to deliver 14+ rails; uses GPO1/GPO2 to enable/disable FPGA or co-processor domains. Use Value: Eliminates need for external sequencing ICs; supports hot-plug detection and graceful shutdown via EN/PB/VSENSE push-button mode. |
Use Scenario: Supplying SoC core, ISP, image sensor bias, and PoE-powered Ethernet PHY in outdoor-rated network video recorders. IC Role / Device Role / Timing Role: Delivers 0.75 V (BUCK1), 1.1 V (BUCK2), 3.3 V (LDO1), and 1.8 V (LDO2) with thermal foldback and overcurrent protection per rail. Use Value: Maintains stable operation across –40°C to +70°C ambient; LDO3/LDO4 supply clean analog bias for ADCs and video DACs with <10 µV RMS noise. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS6521905RSMR | User-programmable version with all rails disabled by default; identical pinout, package, and feature set. | Requires full I²C initialization and EEPROM programming; better suited for custom SoC designs where default configurations are undefined. | Select TPS6521905RSMR when flexibility outweighs time-to-boot; TPS6521906RSMR is pre-configured for AM62x/AM64x VDD_CORE = 0.85 V. |
| TPS6521904RSMR | Pre-configured for AM62x/AM64x with VDD_CORE = 0.85 V; same RSM package and electrical specs. | Optimized for AM62B starter kit; differs only in EEPROM defaults - no hardware or timing differences. | Choose TPS6521904RSMR for AM62B reference designs; TPS6521906RSMR offers identical functionality with alternate default rail mapping. |
Compared with TPS6521905RSMR and TPS6521904RSMR, the TPS6521906RSMR provides identical hardware and thermal performance but ships with a distinct EEPROM configuration optimized for specific industrial SoC variants - enabling faster system integration without I²C bring-up.
Availability
TPS6521906RSMR is available at Aetrix Electronics and suitable for industrial HMIs, PLC mainboards, and video surveillance NVRs requiring stable component supply, long-term lifecycle assurance, and traceable sourcing for production programs.
Supply support for TPS6521906RSMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of industrial-grade reliability validation.
The TPS65219 family is designed specifically for powering next-generation industrial SoCs like AM62x and AM64x, emphasizing configurability, thermal robustness, and multi-rail coordination in space-constrained environments.
FAQ
What is the package type and thermal pad requirement for TPS6521906RSMR?
The TPS6521906RSMR uses the RSM 32-pin QFN package (4.0 mm × 4.0 mm). It features an exposed thermal pad (PGND) that must be soldered to a continuous PCB ground plane using at least six thermal vias to ensure junction-to-board thermal resistance remains ≤10.5°C/W and prevent thermal throttling under full load.
Does TPS6521906RSMR support dynamic voltage scaling for all buck converters?
Yes, the TPS6521906RSMR supports real-time dynamic voltage scaling on all three buck converters via its I²C interface. Each buck's output voltage can be adjusted in 25 mV steps (0.6–1.4 V) or 100 mV steps (1.4–3.4 V) while operating - enabling precise DVFS control for AM62x/AM64x CPU and GPU domains.
How does the EN/PB/VSENSE pin function in TPS6521906RSMR?
The EN/PB/VSENSE pin on the TPS6521906RSMR is a multi-function terminal configurable as enable (high-active), push-button monitor (600 ms low = ON, 8 s low = OFF), or power-fail comparator input. Its edge- or level-sensitive behavior depends on configuration - eliminating external supervisor ICs in industrial control panels and portable HMIs.
Can TPS6521906RSMR be used in multi-PMIC configurations?
Yes, the TPS6521906RSMR supports coordinated operation with up to three additional TPS65219 devices using GPIO and MODE/RESET pins. This enables synchronized power sequencing across >14 rails - validated for use with AM62x/AM64x SoCs requiring separate core, DDR, and peripheral domain supplies.
What are the key differences between TPS6521906RSMR and TPS6521904RSMR?
The TPS6521906RSMR and TPS6521904RSMR share identical hardware, pinout, and electrical specifications. Their sole difference lies in factory-programmed EEPROM defaults: TPS6521904RSMR is configured for AM62B starter kits with VDD_CORE = 0.85 V, while TPS6521906RSMR uses an alternate rail mapping optimized for broader AM62x/AM64x deployment scenarios.
TPS6521906RSMR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 32-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- Processor
- Current - Supply:
- 250µA
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-VQFN (4x4)
TPS6521906RSMR FAQ
1.How can I place an order for TPS6521906RSMR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS6521906RSMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS6521906RSMR reliable?
The price and inventory of TPS6521906RSMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS6521906RSMR is usually 5 days.
3.What payment methods are accepted for TPS6521906RSMR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS6521906RSMR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS6521906RSMR?
TPS6521906RSMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS6521906RSMR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS6521906RSMR?
For technical support, including TPS6521906RSMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS6521906RSMR requirements.
6.How does Aetrix verify that TPS6521906RSMR is sourced from the original manufacturer or authorized distributors?
All TPS6521906RSMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS6521906RSMR meets industry standards.
7.What is the process for return or replacement of TPS6521906RSMR?
All TPS6521906RSMR units undergo pre-shipment inspection (PSI). If there is an issue with TPS6521906RSMR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS6521906RSMR part is unused and in its original packaging.
Return procedure for TPS6521906RSMR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS6521906RSMR Tags

-
TPS2511DGNR
Texas Instruments

-
UTC2000/MG
Microchip Technology

-
TUSB320HAIRWBR
Texas Instruments

-
TPS61252DSGR
Texas Instruments

-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments

-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments

-
STUSB1600AQTR
STMicroelectronics

-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments

-
TPS65150PWPR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

