Texas Instruments TPS652190CRHBR
- Part No.:
- TPS652190CRHBR
- Manufacturer:
- Texas Instruments
- Category:
- Power Management - Specialized
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
TPS652190CRHBR.pdf
- Description:
- INTEGRATED POWER MANAGEMENT (PMI
- Quantity:
- Payment:

- Shipping:

Inventory:3,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS652190CRHBR from Texas Instruments is a programmable Power Management IC (PMIC) integrating three synchronous buck converters (1×3.5A, 2×2A) and four LDOs (2×400mA, 2×300mA) for industrial SoC power delivery. It supports dynamic voltage scaling, I²C-based sequencing, EEPROM configuration, and operates across –40°C to +105°C ambient temperature - enabling use in AM62x/AM64x/AM243x-based HMIs, PLCs, and video surveillance systems.
For engineers reviewing the TPS652190CRHBR datasheet, TPS652190CRHBR pinout, TPS652190CRHBR application, or TPS652190CRHBR equivalent, key selection criteria include its 32-pin RHB QFN (5.00mm × 5.00mm) package, multi-rail sequencing capability, low-quiescent-current PFM/PWM operation, and support for SD-card bypass mode on two LDOs.
Technical Context
The TPS652190CRHBR implements a quasi-fixed-frequency PWM architecture with auto-entry PFM mode for light-load efficiency, and supports dynamic voltage scaling on all three buck converters via I²C register writes. Its feedback architecture uses internal 2.5V reference with external resistor dividers on FB_B1/FB_B2/FB_B3 pins, enabling precise output regulation from 0.6V to 3.4V (BUCK1–BUCK3) and 1.2V to 3.3V (LDO3/LDO4).
It features dual-mode multi-function pins (e.g., MODE/STBY, MODE/RESET, VSEL_SD/VSEL_DDR), configurable GPIO/GPOs, and integrated voltage monitors for VSYS UVLO/OVP detection. The device supports multi-PMIC configurations for systems requiring >14 rails, with synchronized sequencing across up to two devices using GPIO synchronization.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.5V–5.5V on VSYS and all PVIN pins; supports common industrial supply rails. |
| Buck Output Current | BUCK1: 3.5A max; BUCK2/BUCK3: 2A each - sufficient for core, memory, and I/O rails of AM62x/AM64x SoCs. |
| LDO Output Current | LDO1/LDO2: 400mA at 0.6V–3.4V; LDO3/LDO4: 300mA at 1.2V–3.3V - enables SD-card IO and DDR termination support. |
| Switching Frequency | Up to 2.3MHz - allows use of compact 470nH inductors and reduces output ripple without sacrificing efficiency. |
| I²C Interface | Standard, fast-mode (400kHz), and fast-mode+ (1MHz) - enables real-time rail reconfiguration and telemetry readback. |
| Operating Temperature | –40°C to +105°C ambient - qualified for industrial environments including HVAC, building security, and protection relays. |
| Quiescent Current | 250µA typical in ACTIVE state (all rails on, no load, PFM mode) - minimizes standby power in always-on systems. |
Pinout & Package
TPS652190CRHBR is housed in a 32-pin RHB QFN package (5.00mm × 5.00mm) with exposed thermal pad (PGND) for enhanced thermal dissipation. The package supports JEDEC-standard reflow and requires minimum 10µF output capacitance per buck rail and 2.2µF per LDO output.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| FB_B1, FB_B2, FB_B3 | Feedback Input | Resistor-divider nodes for closed-loop regulation of BUCK1–BUCK3 outputs; connect to respective VLDOx or VOUT nodes. |
| LX_B1_1/LX_B1_2, LX_B2, LX_B3 | Power Switch Node | High-side switch outputs driving external buck inductors; require low-inductance PCB routing and Kelvin connections. |
| PVIN_B1_1/PVIN_B1_2, PVIN_B2, PVIN_B3, PVIN_LDO1–PVIN_LDO34 | Power Input | Dedicated input pins for each regulator; must be bypassed with ≥4.7µF ceramic capacitors referenced to AGND/PGND. |
| VLDO1–VLDO4 | Regulated Output | Configurable LDO outputs; LDO1/LDO2 support bypass/load-switch mode for SD-card voltage selection (VSEL_SD). |
| SCL/SDA | I²C Interface | Open-drain bidirectional bus; requires external pull-ups to VIO (1.8V–3.3V); supports fast-mode+ for high-speed configuration. |
| EN/PB/VSENSE | Multi-Function Control | Configurable as enable input, push-button monitor (600ms ON / 8s OFF), or power-fail comparator input. |
| MODE/STBY, MODE/RESET | Multi-Function Control | Level-sensitive MODE pins control PWM/PEM entry; edge-sensitive RESET triggers warm/cold reset with configurable polarity. |
| VSEL_SD/VSEL_DDR | Multi-Function Control | Selects SD-card IO voltage (1.8V vs. register-set LDO1/LDO2) or DDR termination voltage (1.2V/1.35V/floating). |
Key Features
| Feature | Design Value |
|---|---|
| EEPROM Programmability | Non-volatile memory stores default rail voltages, sequencing order, and fault responses - eliminates external configuration components. |
| Dynamic Voltage Scaling (DVS) | All three buck converters support real-time output voltage adjustment via I²C - enables adaptive power management for AM62x/AM64x DVFS profiles. |
| SD-Card Bypass Mode | LDO1 and LDO2 can operate as load switches or bypass regulators - supports 1.8V/3.3V SDIO voltage switching without external FETs. |
| Multi-PMIC Synchronization | GPIO pin enables hardware-level synchronization between two TPS652190CRHBR devices - ensures deterministic power-up/down timing for >14-rail systems. |
| Low-IQ PFM/PWM Operation | 250µA typical ACTIVE-state IQ with auto-PFM entry below ~10mA load - extends battery life in portable industrial terminals. |
Applications
| HMI Power Subsystem | PLC Mainboard Supply |
|---|---|
Use Scenario: Powering ARM-based HMI SoCs (e.g., AM62x) with multiple voltage domains including core, DDR, and display interface. IC Role / Device Role / Timing Role: Central PMIC managing sequenced startup of VDD_CORE (0.75V/0.85V), DDR4 (1.2V), and I/O rails (3.3V/1.8V) under I²C host control. Use Value: Reduces component count by consolidating 7 rails into one IC while supporting dynamic core voltage scaling during UI rendering or video playback. |
Use Scenario: Providing isolated, monitored power to microcontroller, analog front-end, and communication interfaces in DIN-rail mounted PLCs. IC Role / Device Role / Timing Role: Primary power controller delivering regulated 3.3V (MCU), 5V (RS-485 transceivers), and 1.2V (ADC reference) with UV/OVP fault reporting via nINT. Use Value: Enables fail-safe shutdown on input brownout (VSYS UVLO at 2.25V) and supports watchdog-triggered reset via MODE/RESET pin. |
| Industrial Video Surveillance | Smart Meter Data Concentrator |
Use Scenario: Powering AM64x-based edge AI cameras with ISP, MIPI CSI-2 interface, and eMMC storage. IC Role / Device Role / Timing Role: Supplies 0.85V VDD_CORE, 1.1V DDR4, 1.8V MIPI, and 3.3V eMMC with precise sequencing and thermal monitoring. Use Value: Supports rapid wake-from-standby (<3.2ms to INITIALIZE state) and maintains stable 1.8V SDIO for secure firmware updates over microSD. |
Use Scenario: Powering TI Sitara-based concentrators aggregating data from multiple smart meters via RF/PLC interfaces. IC Role / Device Role / Timing Role: Delivers 1.8V (RF transceiver), 3.3V (MCU), and 5V (isolated RS-485) with STBY-mode current <150µA for battery-backed operation. Use Value: Achieves <100µA system standby by disabling non-critical rails while retaining LDO1 for RTC backup and wake-event detection. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS6521904RHB | Factory-programmed for AM62x/AM64x with VDD_CORE = 0.85V, DDR4 = 1.2V, and fixed sequencing - no EEPROM reprogramming required. | Targeted at AM62x/AM64x designs requiring out-of-box compatibility with TI reference schematics and software stacks. | Select when prioritizing design reuse and minimizing bring-up time over full configurability. |
| TPS6521905RHB | User-programmable version with all rails disabled at power-up; requires full I²C initialization before first use. | Suitable for custom SoCs (e.g., NXP i.MX 8M Plus, STM32MP135A) where default TI configurations do not match system requirements. | Select when flexibility across multiple processor families outweighs need for pre-configured defaults. |
Compared with TPS652190CRHBR, the TPS6521904RHB offers faster time-to-operation with factory-set registers but less adaptability, while the TPS6521905RHB provides maximum configuration freedom at the cost of mandatory firmware initialization - making TPS652190CRHBR the balanced choice for industrial developers needing both programmability and verified AM62x/AM64x compatibility.
Availability
TPS652190CRHBR is available at Aetrix Electronics and suitable for industrial HMIs, PLC mainboards, and video surveillance systems requiring stable component supply, long-term lifecycle support, and guaranteed traceability for safety-critical deployments.
Supply support for TPS652190CRHBR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of industrial-grade reliability validation.
The TPS65219 series is designed specifically for powering next-generation industrial SoCs like AM62x, AM64x, and AM243x - emphasizing programmable sequencing, wide temperature operation, and integration of buck, LDO, and system-control functions in a single package.
FAQ
What is the package type and thermal pad configuration for TPS652190CRHBR?
The TPS652190CRHBR uses a 32-pin RHB QFN package (5.00mm × 5.00mm) with an exposed thermal pad (PGND) that must be soldered to a continuous PCB ground plane using ≥4 thermal vias. This configuration achieves 10.9°C/W junction-to-board thermal resistance, critical for maintaining ≤125°C junction temperature in sealed industrial enclosures.
Does TPS652190CRHBR support dynamic voltage scaling for all three buck converters?
Yes, the TPS652190CRHBR supports dynamic voltage scaling on BUCK1, BUCK2, and BUCK3 via I²C register writes to the VOUT_BUCKx registers. Each buck's output can be adjusted in 25mV steps (0.6V–1.4V) or 100mV steps (1.4V–3.4V), enabling real-time adaptation to AM62x/AM64x DVFS states without hardware changes.
How does the VSEL_SD/VSEL_DDR pin function on TPS652190CRHBR?
The VSEL_SD/VSEL_DDR pin on TPS652190CRHBR is a multi-function input: in VSEL_SD mode, it toggles LDO1/LDO2 between 1.8V and register-configured voltage for SD-card IO; in VSEL_DDR mode, it selects DDR termination voltage (1.2V, 1.35V, or floating). Polarity and function are set via EEPROM configuration.
What are the I²C timing and voltage level requirements for TPS652190CRHBR?
The TPS652190CRHBR supports I²C standard-mode (100kHz), fast-mode (400kHz), and fast-mode+ (1MHz). SCL/SDA pins operate at 1.8V–3.3V logic levels and require external pull-ups to VIO. The device includes deglitch filtering and supports repeated START conditions for robust multi-master bus operation.
Can TPS652190CRHBR be used in multi-PMIC configurations, and how is synchronization achieved?
Yes, TPS652190CRHBR supports multi-PMIC operation for systems requiring >14 rails. Synchronization is achieved using the GPIO pin in synchronizing I/O mode: one device acts as master, driving GPIO low to align power-up timing across slave devices, ensuring deterministic sequencing and eliminating race conditions during cold start.
TPS652190CRHBR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 32-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- Processor
- Current - Supply:
- 250µA
- Voltage - Supply:
- 1.5V ~ 5.5V, 2.2V ~ 5.5V, 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-VQFN (5x5)
TPS652190CRHBR FAQ
1.How can I place an order for TPS652190CRHBR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS652190CRHBR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS652190CRHBR reliable?
The price and inventory of TPS652190CRHBR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS652190CRHBR is usually 5 days.
3.What payment methods are accepted for TPS652190CRHBR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS652190CRHBR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS652190CRHBR?
TPS652190CRHBR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS652190CRHBR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS652190CRHBR?
For technical support, including TPS652190CRHBR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS652190CRHBR requirements.
6.How does Aetrix verify that TPS652190CRHBR is sourced from the original manufacturer or authorized distributors?
All TPS652190CRHBR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS652190CRHBR meets industry standards.
7.What is the process for return or replacement of TPS652190CRHBR?
All TPS652190CRHBR units undergo pre-shipment inspection (PSI). If there is an issue with TPS652190CRHBR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS652190CRHBR part is unused and in its original packaging.
Return procedure for TPS652190CRHBR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS652190CRHBR Tags

-
TPS2511DGNR
Texas Instruments

-
UTC2000/MG
Microchip Technology

-
TUSB320HAIRWBR
Texas Instruments

-
TPS61252DSGR
Texas Instruments

-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments

-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments

-
STUSB1600AQTR
STMicroelectronics

-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments

-
TPS65150PWPR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

