Texas Instruments TPS6590376ZWST
- Part No.:
- TPS6590376ZWST
- Manufacturer:
- Texas Instruments
- Category:
- Power Management - Specialized
- Package:
- 169-LFBGA
- Datasheet:
-
TPS6590376ZWST.pdf
- Description:
- IC PWR MGMT FOR PROCESSORS
- Quantity:
- Payment:

- Shipping:

Inventory:441
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS6590376ZWST from Texas Instruments is a highly integrated power management unit (PMU) for application processors and SoMs, featuring seven configurable step-down SMPS regulators (including 6-A, 4-A, 3-A, dual-2-A, and dual-1-A outputs), seven general-purpose LDOs (300-mA, 200-mA, 100-mA, 50-mA, and low-noise variants), a 16-MHz crystal oscillator, RTC with alarm wake-up, 12-bit GPADC with three external channels, and thermal monitoring with shutdown. It targets industrial HMI and PLC systems requiring precise multi-rail sequencing.
For engineers reviewing the TPS6590376ZWST datasheet, TPS6590376ZWST pinout, TPS6590376ZWST application, or TPS6590376ZWST equivalent, key selection considerations include OTP-programmable power-up/down sequences, dual I²C + SPI control interfaces, DVS-capable SMPS regulation, differential remote sensing on multi-phase rails, and support for external clock synchronization between 1.7–2.7 MHz.
Technical Context
The TPS6590376ZWST implements a hierarchical power architecture with one-time programmable (OTP) sequencer logic governing startup, sleep/active transitions, and fault recovery. Its seven SMPS regulators support flexible phase configurations: SMPS12 and SMPS45 operate in dual-phase mode with digital voltage scaling (DVS); SMPS123 and SMPS457 enable triple-phase operation up to 9 A; remaining SMPS rails operate in single-phase mode with 10- or 20-mV output steps.
Control is implemented via two dedicated interfaces: one I²C port reserved exclusively for DVS commands, and a second general-purpose I²C plus SPI interface for configuration, monitoring, and register access. The device integrates a 32-kHz RC oscillator for sequencing and a 16-MHz crystal oscillator for fast, stable clock generation, with buffered 32-kHz output available for system timing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| SMPS Output Current | Up to 6 A (SMPS12), 4 A (SMPS45), 3 A (SMPS3), 2×2 A (SMPS6/7), 2×1 A (SMPS8/9) - enables core, memory, I/O, and peripheral rail provisioning |
| Output Voltage Range | 0.7 V to 3.3 V with 10-mV or 20-mV steps - supports modern low-voltage processor cores and interfaces |
| LDO Count & Output | Seven external LDOs: two 300 mA, two 200 mA, one 100 mA (USB), one 50 mA, one low-noise 100 mA - supplies noise-sensitive analog, USB, and RTC circuits |
| ADC Resolution | 12-bit sigma-delta GPADC with three external input channels - enables real-time board-level voltage, temperature, and current monitoring |
| Sequencing Control | OTP-programmable power-up/down and SLEEP↔ACTIVE sequences - eliminates external sequencing ICs and firmware dependencies |
| System Supply Range | 3.135 V to 5.25 V - compatible with standard 3.3-V and 5-V industrial input rails |
| Thermal Protection | High-temp warning and thermal shutdown - prevents damage during sustained overload or poor heatsinking |
Pinout & Package
TPS6590376ZWST is housed in a 12.00 mm × 12.00 mm, 169-ball nFBGA package with 0.8-mm pitch. The substrate uses PBKG (power ball ground) balls for thermal and electrical grounding, and includes dedicated analog/digital ground planes (GND_ANA, GND_DIG) and isolated power grounds per SMPS channel.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SMPS1_2_FDBK | Feedback Input | Differential voltage sense for dual-phase SMPS12 and SMPS45 - enables accurate regulation under dynamic load |
| SMPS1_2_FDBK_GND | Ground Sense Input | Remote ground-sense reference for SMPS12/SMPS45 - compensates PCB trace IR drop |
| SYNCDCDC | Sync Input | Accepts external 1.7–2.7 MHz clock to synchronize all SMPS switching - reduces EMI and enables deterministic timing |
| REGEN1 / REGEN2 | Dedicated Enable Output | Configurable digital outputs for controlling external regulators or power switches during OTP-defined startup |
| I2C1_SCL_SCK / I2C1_SDA_SDI | Control Interface | Primary I²C bus for resource configuration, register read/write, and non-DVS control functions |
| I2C2_SCL_SCE / I2C2_SDA_SDO | DVS Interface | Dedicated I²C port for real-time digital voltage scaling commands - isolated from configuration traffic |
| POWERGOOD | Status Output | Open-drain signal indicating all regulated outputs are within tolerance - used for system enable and fault detection |
| INT | Interrupt Output | Maskable interrupt to host processor for events including thermal warning, ADC conversion complete, and power faults |
Key Features
| Feature | Design Value |
|---|---|
| Dual-Phase & Triple-Phase SMPS | SMPS12+SMPS45 (dual-phase) and SMPS123+SMPS457 (triple-phase) deliver up to 9 A with synchronized switching and shared DVS control |
| Differential Remote Sensing | Supported on all dual- and triple-phase SMPS rails - maintains ±1% output accuracy despite PCB voltage drop |
| Eco-mode™ Operation | Hardware/software-selectable light-load efficiency mode with ≤15 µA quiescent current - extends battery life in standby |
| OTP Sequencing Engine | One-time programmable controller defines exact power-up order, timing delays, and conditional branching - no runtime firmware required |
| Multi-Interface Control | Separate I²C ports for DVS (low-latency) and configuration (flexible), plus SPI option - avoids bus contention and simplifies software stack |
| Integrated Oscillators | 16-MHz crystal oscillator + 32-kHz RC oscillator - provides fast startup timing and robust low-power RTC operation |
Applications
| Industrial PLC Power Subsystem | SoM Carrier Board PMIC |
|---|---|
Use Scenario: Powering FPGA, ARM Cortex-A cores, DDR3/4 memory, and industrial I/O peripherals in a DIN-rail mounted programmable logic controller. IC Role / Device Role / Timing Role: Central PMU managing 12+ independent rails with strict sequencing, voltage scaling during CPU frequency changes, and thermal derating. Use Value: Eliminates discrete DC-DCs and sequencing logic, reducing BOM count by >15 components while enabling adaptive power states via DVS. | Use Scenario: Providing tightly regulated, sequenced power to a modular SoM (e.g., AM57x-based) on a custom carrier board for factory automation gateways. IC Role / Device Role / Timing Role: Single-chip power hub delivering core, memory, USB, RTC, and analog supply rails with OTP-defined boot and sleep transitions. Use Value: Enables rapid carrier board development with guaranteed power integrity, eliminating need for custom sequencing firmware or external supervisors. |
| HMI Display Controller Power | Human-Machine Interface (HMI) Panel |
Use Scenario: Supplying GPU, display interface (LVDS/eDP), touch controller, and audio codec in an embedded touchscreen HMI panel. IC Role / Device Role / Timing Role: Multi-rail regulator with low-noise LDO for display bias and audio, GPADC for front-panel temperature sensing, and RTC for scheduled wake-up. Use Value: Integrates noise-sensitive analog supplies and digital sequencing into one package - avoids cross-talk between display and touch subsystems. | Use Scenario: Powering ARM-based HMI panels with Ethernet, CAN, and USB connectivity in harsh industrial environments. IC Role / Device Role / Timing Role: Robust PMU with undervoltage lockout, thermal shutdown, and POWERGOOD monitoring - ensures reliable operation across wide temperature and input voltage ranges. Use Value: Meets IEC 61000-4-2/4-4 immunity requirements via integrated protection and stable regulation under transient loads. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar PMU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS659039ZWS | Same pinout and feature set but with updated OTP firmware and minor electrical spec refinements (e.g., VSYS_LO hysteresis reduced to 75 mV) | Targeted at new designs requiring latest silicon revision; not recommended for drop-in replacement without validation of POR behavior | Select TPS659039ZWS for new designs where TI's latest production mask set and documented errata fixes are required. |
| TPS65910AZWST | Fewer SMPS (5 vs. 7), no triple-phase capability, lower max current (3 A vs. 6 A), and no 16-MHz crystal oscillator - lacks fast-start clock source | Suitable for less demanding SoC platforms (e.g., OMAP-L138) without high-current core or fast-boot requirements | Choose TPS65910AZWST only when system power budget and sequencing complexity are significantly lower than TPS6590376ZWST's capabilities. |
Compared with TPS659039ZWS, TPS6590376ZWST offers proven field reliability and broader design documentation; versus TPS65910AZWST, it delivers higher current density, triple-phase flexibility, and faster startup - critical for high-performance industrial SoMs.
Availability
TPS6590376ZWST is available at Aetrix Electronics and suitable for factory automation, programmable logic controllers, and system-on-module applications requiring stable component supply, long-term lifecycle assurance, and full traceability.
Supply support for TPS6590376ZWST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of industrial-grade product experience.
The TPS659037 family was designed specifically for high-reliability industrial SoCs and application processors, integrating sequencing, regulation, monitoring, and clocking into a single PMU to reduce system complexity and improve power integrity.
FAQ
What is the maximum supported output current for the TPS6590376ZWST's primary SMPS rail?
The TPS6590376ZWST supports up to 6 A on its SMPS12 rail, configurable in dual-phase mode with digital voltage scaling. This rail can be combined with SMPS45 (4 A) to form a 9-A triple-phase regulator - verified in the Electrical Characteristics section for SMPS123 and SMPS457 configurations. All current ratings assume proper thermal design and recommended external components per TI SLIS165G.
Does the TPS6590376ZWST support external clock synchronization for its SMPS regulators?
Yes, the TPS6590376ZWST supports external clock synchronization via the SYNCDCDC pin, accepting input frequencies from 1.7 MHz to 2.7 MHz. This allows deterministic switching alignment across all SMPS regulators to minimize conducted EMI and simplify filter design - confirmed in Section 4.11 (Electrical Characteristics: DC-DC Clock Sync) and Figure 1-4 of the datasheet.
How many independent power rails does the TPS6590376ZWST provide, and what types are they?
The TPS6590376ZWST provides seven step-down SMPS regulators and seven general-purpose LDOs for external use. The SMPS rails include one 6-A, one 4-A, one 3-A, two 2-A, and two 1-A outputs; LDOs comprise two 300-mA, two 200-mA, one 100-mA USB, one 50-mA, and one low-noise 100-mA variant - detailed in Section 1.1 Features and Table 1-1 (Device Information).
Can the TPS6590376ZWST perform real-time voltage scaling (DVS) during operation?
Yes, the TPS6590376ZWST supports real-time digital voltage scaling (DVS) on multiple SMPS rails using either its dedicated DVS I²C interface (I2C2_SCL_SCE/I2C2_SDA_SDO) or SPI commands. DVS is explicitly enabled for SMPS12, SMPS45, SMPS3, SMPS6, SMPS7, SMPS8, and SMPS9 - confirmed in Section 1.1 Features and Section 5.3 Feature Description.
What packaging and thermal characteristics define the TPS6590376ZWST?
The TPS6590376ZWST is packaged in a 12.00 mm × 12.00 mm, 169-ball nFBGA (ZWS) with 0.8-mm pitch. Its thermal resistance θJA is 24.2°C/W (JEDEC High-K board), and maximum junction temperature is 125°C - specified in Section 4.4 (Thermal Information) and Table 10-1 (Orderable Addendum). The package includes PBKG balls for enhanced thermal dissipation.
TPS6590376ZWST Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 169-LFBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Not For New Designs
- Applications:
- Processor
- Current - Supply:
- -
- Voltage - Supply:
- 3.135 ~ 5.25V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 169-NFBGA (12x12)
TPS6590376ZWST FAQ
1.How can I place an order for TPS6590376ZWST through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS6590376ZWST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS6590376ZWST reliable?
The price and inventory of TPS6590376ZWST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS6590376ZWST is usually 5 days.
3.What payment methods are accepted for TPS6590376ZWST?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS6590376ZWST transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS6590376ZWST?
TPS6590376ZWST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS6590376ZWST order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS6590376ZWST?
For technical support, including TPS6590376ZWST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS6590376ZWST requirements.
6.How does Aetrix verify that TPS6590376ZWST is sourced from the original manufacturer or authorized distributors?
All TPS6590376ZWST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS6590376ZWST meets industry standards.
7.What is the process for return or replacement of TPS6590376ZWST?
All TPS6590376ZWST units undergo pre-shipment inspection (PSI). If there is an issue with TPS6590376ZWST, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS6590376ZWST part is unused and in its original packaging.
Return procedure for TPS6590376ZWST:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS6590376ZWST Tags

-
TPS2511DGNR
Texas Instruments

-
UTC2000/MG
Microchip Technology

-
TUSB320HAIRWBR
Texas Instruments

-
TPS61252DSGR
Texas Instruments

-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments

-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments

-
STUSB1600AQTR
STMicroelectronics

-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments

-
TPS65150PWPR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
