Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Power Management - Specialized

Texas Instruments TPS6590377ZWST

Name: TPS6590377ZWST
Brand: Texas Instruments
SKU: TPS6590377ZWST
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: TPS6590377ZWST

Manufacturer:: Texas Instruments

Category:: Power Management - Specialized

Package:: 169-LFBGA

Datasheet:: TPS6590377ZWST.pdf

Description:: IC PWR MGMT FOR PROCESSORS

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:690

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

TPS6590377ZWST from Texas Instruments is a highly integrated power management unit (PMU) for processor-based systems, featuring seven configurable step-down SMPS regulators (including 6-A, 4-A, and dual-phase/triple-phase configurations), seven general-purpose LDOs, a 16-MHz crystal oscillator, RTC, 12-bit GPADC, and programmable power sequencing. It delivers precise voltage scaling for memory, core, and I/O rails in industrial SoM applications.

For engineers reviewing the TPS6590377ZWST datasheet, TPS6590377ZWST pinout, TPS6590377ZWST application, or TPS6590377ZWST equivalent, key selection considerations include multi-phase DVS capability, OTP-configurable power-up/down sequences, differential remote sensing on high-current SMPS, Eco-mode quiescent current (15 µA), and dual I²C/SPI control interfaces for system-level power orchestration.

Technical Context

The TPS6590377ZWST implements a hierarchical power architecture with hardware- and software-controllable sequencing via one-time-programmable (OTP) registers. Its seven SMPS regulators support flexible phase configurations: SMPS12 and SMPS45 operate in dual-phase mode (6 A total), while SMPS123 and SMPS457 enable triple-phase operation (9 A combined) with synchronized switching and digital voltage scaling (DVS).

Control is implemented through two dedicated interfaces: one I²C bus reserved exclusively for DVS commands, and a second general-purpose I²C or SPI interface for configuration, monitoring, and ADC access. The device integrates thermal shutdown, overcurrent protection, POWERGOOD assertion per rail, and 32-kHz RC/16-MHz crystal clock sources for robust timing during boot and runtime transitions.

Key Specifications

Parameter	Value and Actual Design Meaning
SMPS Output Current	Up to 6 A (SMPS12 dual-phase), up to 9 A (SMPS123 triple-phase); enables high-current core/memory rail delivery without external phase controllers.
Output Voltage Range	0.7 V to 3.3 V across all SMPS; 10-mV or 20-mV programmable steps allow fine-grained DVS for dynamic power optimization.
LDO Count & Output	Seven user-accessible LDOs: two 300 mA, two 200 mA, one 100 mA (USB), one 100 mA low-noise, one 50 mA; supports I/O, analog, and peripheral biasing.
Sequencing Control	OTP-programmable power-up/down and SLEEP↔ACTIVE transitions; eliminates need for external sequencer logic or firmware coordination.
ADC Resolution	12-bit sigma-delta GPADC with three external input channels; enables real-time board-level voltage, temperature, and current monitoring.
Quiescent Current	15 µA in Eco-mode; reduces standby power in always-on industrial HMI and PLC subsystems.
Package	169-pin nFBGA (ZWS), 12 mm × 12 mm, 0.8-mm pitch; optimized for high-density SoM layouts with thermal vias under exposed die pad.

Pinout & Package

TPS6590377ZWST is housed in a 12 mm × 12 mm, 169-ball nFBGA package (ZWS) with 0.8-mm ball pitch and substrate ground (PBKG) balls distributed across the array for low-inductance return paths and thermal dissipation.

Pin/Terminal	Circuit Role	Design Meaning
SMPS1_2_FDBK	Feedback Input	Differential voltage sense for dual-phase SMPS12; enables accurate regulation under load transients and PCB trace resistance.
SMPS1_IN / SMPS1_SW / SMPS1_GND	Power Input / Switch Node / Power Ground	Complete 6-A buck converter interface; requires external inductor, output capacitor, and bootstrap capacitor at BOOT0/BOOT1.
I2C1_SCL_SCK / I2C1_SDA_SDI	Control Interface	Primary I²C bus for resource configuration and non-DVS register access; supports standard/fast-mode timing.
I2C2_SCL_SCE / I2C2_SDA_SDO	DVS Interface	Dedicated I²C bus for time-critical digital voltage scaling commands; isolated from configuration traffic to prevent arbitration delays.
POWERGOOD	Status Output	Open-drain signal asserting valid output voltages across all SMPS and LDOs; used to gate downstream processor reset release.
NSLEEP / PWRON / RPWRON	System Control Inputs	Hardware-triggered sleep entry, local power-on, and remote wake-up signals; enable autonomous low-power state management.

Key Features

Feature	Design Value
Dual-Phase & Triple-Phase SMPS	SMPS12+SMPS45 (6 A) and SMPS123+SMPS457 (9 A) configurations reduce ripple, improve transient response, and simplify thermal design vs. single-phase equivalents.
Differential Remote Sensing	Applied to dual- and triple-phase SMPS; compensates for PCB IR drop between regulator and load, ensuring ±1% output accuracy at point-of-load.
OTP Power Sequencing	One-time-programmable startup/shutdown order and timing; eliminates dependency on host processor boot code for safe rail ramp-up/ramp-down.
16-MHz Crystal + 32-kHz RC Oscillators	Crystal provides fast, stable 32-kHz reference for RTC and sequencing; RC oscillator ensures fail-safe boot when crystal is absent or faulty.
GPADC with External Channels	Three dedicated analog inputs monitor external voltages (e.g., battery, sensor supply, rail margins); enables closed-loop system health monitoring without MCU intervention.

Applications

Factory Automation Controller	Programmable Logic Controller (PLC)
Use Scenario: Compact DIN-rail mounted controller managing I/O modules, fieldbus interfaces, and real-time motion control loops. IC Role / Device Role / Timing Role: Central PMU supplying core (1.1 V @ 4 A), DDR memory (1.35 V @ 3 A), I/O (3.3 V @ 2 A), and auxiliary rails (USB, RTC, analog sensors) with synchronized startup. Use Value: OTP sequencing ensures deterministic boot before FPGA configuration; GPADC monitors 24-V field supply and internal die temperature for predictive maintenance.	Use Scenario: Modular PLC backplane with hot-swappable I/O cards requiring independent rail control and fault isolation. IC Role / Device Role / Timing Role: Primary power orchestrator delivering isolated 5-V, 3.3-V, and 1.8-V rails to CPU, communication ASICs, and digital I/O banks; REGEN1/REGEN2 enable external DC-DCs only when needed. Use Value: Dual I²C interfaces allow separate DVS control of CPU core voltage and independent configuration of LDOs per slot; POWERGOOD per rail enables card-level power validation.
System-on-Module (SoM)	Human-Machine Interface (HMI)
Use Scenario: High-performance ARM-based SoM used in edge AI gateways, integrating CPU, GPU, LPDDR4, and PCIe peripherals. IC Role / Device Role / Timing Role: Single-chip power solution providing 0.7–1.4 V core (6 A), 1.1 V GPU (4 A), 1.1 V LPDDR4 (3 A), and multiple 3.3/1.8-V I/O rails with phase-synchronized switching. Use Value: Triple-phase SMPS123 delivers 9-A core rail with <5-mV ripple; Eco-mode extends battery-backed runtime during idle states without sacrificing responsiveness.	Use Scenario: Industrial touchscreen panel with display backlight, capacitive touch controller, audio codec, and wireless connectivity. IC Role / Device Role / Timing Role: Integrated PMU powering LCD bias (5 V), touch IC (3.3 V), audio LDO (low-noise 3.3 V), USB PHY (1.8 V), and RTC (1.2 V) with independent enable/disable control. Use Value: Low-noise LDOLN supplies audio codec with <10 µV RMS noise; GPADC reads touchscreen VREF and ambient temperature for auto-brightness calibration.

Factory Automation Controller

Programmable Logic Controller (PLC)

Use Scenario: Compact DIN-rail mounted controller managing I/O modules, fieldbus interfaces, and real-time motion control loops.

IC Role / Device Role / Timing Role: Central PMU supplying core (1.1 V @ 4 A), DDR memory (1.35 V @ 3 A), I/O (3.3 V @ 2 A), and auxiliary rails (USB, RTC, analog sensors) with synchronized startup.

Use Value: OTP sequencing ensures deterministic boot before FPGA configuration; GPADC monitors 24-V field supply and internal die temperature for predictive maintenance.

Use Scenario: Modular PLC backplane with hot-swappable I/O cards requiring independent rail control and fault isolation.

IC Role / Device Role / Timing Role: Primary power orchestrator delivering isolated 5-V, 3.3-V, and 1.8-V rails to CPU, communication ASICs, and digital I/O banks; REGEN1/REGEN2 enable external DC-DCs only when needed.

Use Value: Dual I²C interfaces allow separate DVS control of CPU core voltage and independent configuration of LDOs per slot; POWERGOOD per rail enables card-level power validation.

System-on-Module (SoM)

Human-Machine Interface (HMI)

Use Scenario: High-performance ARM-based SoM used in edge AI gateways, integrating CPU, GPU, LPDDR4, and PCIe peripherals.

IC Role / Device Role / Timing Role: Single-chip power solution providing 0.7–1.4 V core (6 A), 1.1 V GPU (4 A), 1.1 V LPDDR4 (3 A), and multiple 3.3/1.8-V I/O rails with phase-synchronized switching.

Use Value: Triple-phase SMPS123 delivers 9-A core rail with <5-mV ripple; Eco-mode extends battery-backed runtime during idle states without sacrificing responsiveness.

Use Scenario: Industrial touchscreen panel with display backlight, capacitive touch controller, audio codec, and wireless connectivity.

IC Role / Device Role / Timing Role: Integrated PMU powering LCD bias (5 V), touch IC (3.3 V), audio LDO (low-noise 3.3 V), USB PHY (1.8 V), and RTC (1.2 V) with independent enable/disable control.

Use Value: Low-noise LDOLN supplies audio codec with <10 µV RMS noise; GPADC reads touchscreen VREF and ambient temperature for auto-brightness calibration.

Equivalent & Alternatives

The following parts are listed as comparable options for similar PMU applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TPS659412ZWS	Higher integration: adds CAN transceiver, Ethernet PHY power control, and enhanced safety features (ASIL-B ready); 12-bit ADC limited to internal channels only.	Targeted at automotive ADAS and industrial functional-safety systems requiring ISO 26262 compliance and redundant monitoring.	Select TPS659412ZWS when safety certification, CAN/Ethernet power management, or higher reliability grade is required; not drop-in due to different OTP structure and pinout.
MAX20029ATL+T	Four SMPS (max 4 A each), six LDOs, no OTP sequencing; uses SPI-only interface and lacks GPADC or RTC; lower quiescent current (8 µA Eco-mode).	Suitable for cost-sensitive, non-sequencing applications like simple microcontroller-based controllers or sensor nodes without complex boot dependencies.	Choose MAX20029ATL+T for simpler designs where OTP sequencing, multi-phase capability, or analog monitoring are unnecessary; requires external sequencer for multi-rail coordination.

Compared with TPS659412ZWS, the TPS6590377ZWST offers superior flexibility in OTP sequencing and analog monitoring but lacks automotive safety features; versus MAX20029ATL+T, it provides significantly higher current capacity, triple-phase support, and integrated system intelligence at the cost of greater complexity and footprint.

Availability

TPS6590377ZWST is available at Aetrix Electronics and suitable for factory automation controllers, programmable logic controllers, and system-on-module designs requiring stable component supply, long-term lifecycle assurance, and full technical documentation support.

Supply support for TPS6590377ZWST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of experience in industrial and automotive power solutions.

The TPS659037 product line was designed specifically for high-reliability, multi-rail processor power delivery in industrial automation and edge computing platforms, emphasizing configurability, thermal resilience, and seamless integration with TI Sitara™ processors.

FAQ

What is the maximum output current capability of the TPS6590377ZWST's highest-capacity SMPS regulator?

The TPS6590377ZWST supports up to 9 A of output current by combining SMPS12 (6 A) and SMPS45 (3 A) into a triple-phase configuration (SMPS123). This is achieved through synchronized switching and shared feedback, enabling high-efficiency delivery for processor cores without external phase controllers. The TPS6590377ZWST datasheet specifies this capability under "Electrical Characteristics: Dual-Phase and Triple-Phase Regulators" with thermal derating curves.

Does the TPS6590377ZWST support hardware-based power sequencing independent of the host processor?

Yes, the TPS6590377ZWST implements OTP-programmable power-up and power-down sequences that execute autonomously using its internal 32-kHz RC or 16-MHz crystal oscillator. These sequences do not require host processor intervention and can be configured for SLEEP↔ACTIVE transitions. The TPS6590377ZWST retains sequence settings across power cycles, ensuring repeatable, deterministic rail activation order critical for SoM and PLC applications.

How many I²C interfaces does the TPS6590377ZWST provide, and what are their distinct roles?

The TPS6590377ZWST provides two independent I²C interfaces: I2C1 is a general-purpose bus for configuration, status readback, and GPADC access; I2C2 is dedicated exclusively to digital voltage scaling (DVS) commands for time-critical core voltage changes. This separation prevents bus contention and guarantees low-latency DVS response. Both interfaces support standard- and fast-mode timing as specified in the TPS6590377ZWST electrical characteristics table.

Can the TPS6590377ZWST monitor external analog signals, and if so, how many channels are available?

Yes, the TPS6590377ZWST integrates a 12-bit sigma-delta GPADC with three dedicated external input channels (GPADC_IN0, GPADC_IN1, GPADC_IN2), plus six internal channels for self-monitoring (e.g., die temperature, SMPS currents, supply voltages). These external pins accept 0–1.8 V differential or single-ended signals and are referenced to GPADC_VREF. The TPS6590377ZWST allows simultaneous sampling and conversion under SPI or I²C control for real-time system telemetry.

What package type and thermal characteristics define the TPS6590377ZWST's mechanical implementation?

The TPS6590377ZWST uses a 169-ball nFBGA package (ZWS) measuring 12 mm × 12 mm with 0.8-mm pitch. Its thermal resistance θ_JA is 24.5°C/W (JEDEC JESD51-7, 4-layer board), and θ_JC is 2.5°C/W (case to die). The package includes a thermally enhanced exposed die pad connected to PBKG balls, requiring proper PCB thermal vias for reliable operation above 2 W dissipation. This is documented in the TPS6590377ZWST "Thermal Information" section.

TPS6590377ZWST Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: -

Package/Case:: 169-LFBGA

Packaging:: Tape & Reel (TR)

Product Status:: Not For New Designs

Applications:: Processor

Current - Supply:: -

Voltage - Supply:: 3.135V ~ 5.25V

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 169-NFBGA (12x12)

TPS6590377ZWST FAQ

1.How can I place an order for TPS6590377ZWST through Aetrix?

Please submit a Request for Quotation (RFQ) for TPS6590377ZWST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for TPS6590377ZWST reliable?

The price and inventory of TPS6590377ZWST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS6590377ZWST is usually 5 days.

3.What payment methods are accepted for TPS6590377ZWST?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS6590377ZWST transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for TPS6590377ZWST?

TPS6590377ZWST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your TPS6590377ZWST order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for TPS6590377ZWST?

For technical support, including TPS6590377ZWST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS6590377ZWST requirements.

6.How does Aetrix verify that TPS6590377ZWST is sourced from the original manufacturer or authorized distributors?

All TPS6590377ZWST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS6590377ZWST meets industry standards.

7.What is the process for return or replacement of TPS6590377ZWST?

All TPS6590377ZWST units undergo pre-shipment inspection (PSI). If there is an issue with TPS6590377ZWST, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The TPS6590377ZWST part is unused and in its original packaging.

Return procedure for TPS6590377ZWST:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…