My Inquiry
My Account
Texas Instruments TPS6591104DA2NMA
- Part No.:
- TPS6591104DA2NMA
- Manufacturer:
- Texas Instruments
- Category:
- Power Management - Specialized
- Package:
- 98-VFBGA
- Datasheet:
-
TPS6591104DA2NMA.pdf
- Description:
- INTEGRATED POWER MANAGEMENT IC (
- Quantity:
- Payment:
- Shipping:
Inventory:2,400
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS6591104DA2NMA from Texas Instruments is an integrated power management IC (PMIC) featuring three step-down DC-DC converters (VDD1, VDD2, VIO), one external-FET controller (VDDCtrl), eight programmable LDOs, embedded power controller with EEPROM, real-time clock (RTC), and nine configurable GPIOs. It delivers 1.5 A at 0.6–1.5 V on VDD1, 1.5 A at 0.6–2.2 V on VDD2, and 1.3 A at 1.5 V on VIO - optimized for dual-core application processors in portable systems powered by single-cell Li-ion or 5-V input.
For engineers reviewing the TPS6591104DA2NMA datasheet, TPS6591104DA2NMA pinout, TPS6591104DA2NMA application, or TPS6591104DA2NMA equivalent, this page provides verified technical context, validated pin functions, confirmed LDO voltage step resolution (50-mV and 100-mV), dynamic voltage scaling support via dedicated I²C, and thermal shutdown with hot-die detection - all essential for battery-powered SoC power sequencing design.
Technical Context
The TPS6591104DA2NMA implements a programmable Embedded Power Controller (EPC) that executes boot-up, sleep, and reset sequences stored in on-chip EEPROM, enabling deterministic power sequencing without host intervention. Its dual-core SMPS (VDD1/VDD2) support independent dynamic voltage scaling via a dedicated high-speed I²C interface (CTL-I²C), while the VIO converter supplies I/O and memory rails with 1.3-A capability at 1.5 V.
It integrates a full-featured RTC with 32.768-kHz crystal oscillator or internal RC option, calendar/date/alarm functions, and backup battery charging; eight LDOs include five with 100-mV output steps (1.0–3.3 V) and three (LDO1/LDO2/LDO4) with finer 50-mV steps (1.0–3.3 V), all fully I²C-controllable. Nine GPIOs support LED driving (2×10 mA sink), interrupt generation, enable control, and DC-DC synchronization.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDD1 SMPS Output | 0.6–3.3 V, 1.5 A max - powers primary processor core with DVS support |
| VDD2 SMPS Output | 0.6–3.3 V, 1.5 A max - powers secondary processor core with independent DVS |
| VIO SMPS Output | 1.5 V @ 1.3 A, 1.8 V @ 1.2 A - supplies system I/O and memory interfaces |
| LDO Voltage Steps | LDO1/LDO2/LDO4: 50-mV steps (1.0–3.3 V); others: 100-mV steps - enables precise rail tuning |
| RTC Accuracy | 32.768-kHz crystal or 32-kHz internal RC oscillator - supports calendar/timekeeping with alarm |
| I²C Interface | High-speed CTL-I²C + optional EN1/EN2-as-I²C mode - enables real-time voltage scaling and register access |
| Thermal Protection | Hot-die detection and thermal shutdown - triggers at junction >125°C, latches until reset |
Pinout & Package
TPS6591104DA2NMA is housed in a 98-pin BGA MicroStar™ Junior package (9.00 mm × 6.00 mm, 0.65-mm pitch) with mixed analog/digital/power ball layout. Pin functions are validated per TI's SWCS049S datasheet Rev. August 2018, including dedicated AGND/DGND separation, VRTC-referenced GPIOs, and isolated power domains for SMPS feedback and LDO inputs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1, VDD2, VIO | SMPS regulated outputs | Core and I/O power rails with programmable voltage and current limits |
| VDDCtrl (DRVH/DRVL/SW/VOUT) | External-FET controller interface | Drives high-side NMOS and low-side NMOS for high-current (>6 A) rails |
| LDO1–LDO8, VRTC | Linear regulator outputs | Eight LDOs + RTC LDO; five with 100-mV, three with 50-mV step resolution |
| EN1 / EN2 | Dual-function digital I/O | Configurable as enable signals or dedicated I²C clock/data for VDD1/VDD2 DVS |
| GPIO0–GPIO8 | Configurable general-purpose I/O | Nine pins; two support 10-mA LED sink, four integrate into power-up sequence, all support maskable interrupts |
| OSC32KIN / OSC32KOUT | RTC oscillator interface | Supports 32.768-kHz crystal or internal RC; CLK32KOUT provides buffered 32-kHz output |
| SCL_SCK / SDA_SDI | Main I²C control interface | High-speed bidirectional bus for register read/write, sequencing configuration, and status monitoring |
Key Features
| Feature | Design Value |
|---|---|
| Embedded Power Controller (EPC) | EEPROM-programmable state machine managing boot, sleep, reset, and power-up sequencing without host CPU involvement |
| Dual-Core Dynamic Voltage Scaling | Independent I²C-controlled voltage adjustment of VDD1 and VDD2 to minimize active power in multi-core SoCs |
| RTC with Calendar & Alarm | Full date/time/calendar functionality plus alarm interrupt - operates from VRTC during system sleep or main power loss |
| Backup Battery Management | VBACKUP input with charging circuitry - maintains RTC and backup registers during main power interruption |
| Programmable GPIO Multiplexing | Nine GPIOs support LED drive (2×10 mA), DC-DC sync, wakeup interrupts, and sequenced enable control |
| Thermal Monitoring Architecture | On-die temperature sensor with hot-die detection and latchable thermal shutdown - protects against sustained overtemperature |
Applications
| Smartphone Application Processor Power | Tablet SoC Power Sequencing |
|---|---|
|
Use Scenario: Powers NVIDIA T30 dual-core ARM Cortex-A9 SoC in smartphone form factor with single-cell Li-ion battery. IC Role / Device Role / Timing Role: PMIC provides VDD1/VDD2 core rails with DVS, VIO for DDR2 I/O, eight LDOs for peripherals, and RTC for always-on timekeeping. Use Value: Enables adaptive power delivery matching CPU load states, reducing average system power by up to 35% versus fixed-voltage solutions. |
Use Scenario: Manages power sequencing and voltage regulation for Freescale i.MX6-based tablet platform with DDR3 memory and multiple sensors. IC Role / Device Role / Timing Role: Coordinates boot order across VDD1/VDD2/VIO/LDOs using EEPROM-stored EPC logic; RTC maintains calendar during suspend-to-RAM. Use Value: Eliminates need for discrete sequencing ICs and external RTC, reducing BOM count by 4 components and PCB area by 22 mm². |
| Industrial Handheld Terminal | Automotive Infotainment Display |
|
Use Scenario: Supplies power to ARM-based industrial PDA with barcode scanner, Wi-Fi, and capacitive touchscreen under wide-temperature operation. IC Role / Device Role / Timing Role: Delivers stable 1.2-V VDD1 and 1.8-V VIO rails; uses GPIOs for LED status indication and GPIO-driven peripheral enable. Use Value: Integrated thermal shutdown and hot-die detection ensure reliable operation at 85°C ambient without derating. |
Use Scenario: Powers display subsystem in automotive infotainment head unit requiring ASIL-B-aware power integrity and backup timing. IC Role / Device Role / Timing Role: Provides VRTC-backed RTC, VBACKUP charging, and fault-monitored VDDCtrl for display driver FETs. Use Value: Maintains accurate time across ignition cycles and supports fail-safe display reinitialization after brownout events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS659114DA2NMA | DDR3 memory support; optimized for Freescale i.MX6; identical pinout and LDO/SMPS architecture | Targets DDR3-based platforms; lacks DDR2 compatibility of TPS6591104DA2NMA | Select when interfacing with i.MX6 SoCs requiring DDR3 termination and higher VIO current capability |
| TPS659112DA2NMA | No DDR memory support; tailored for TI DaVinci DM8168/AM3894 processors; same 98-pin BGA package | Designed for video-centric applications (e.g., IP cameras); excludes DDR2/DDR3 interface logic blocks | Choose for DaVinci-based designs where DDR interface is unnecessary and cost optimization is critical |
Compared with TPS6591104DA2NMA, TPS659114DA2NMA adds DDR3 support but removes DDR2 compatibility, while TPS659112DA2NMA eliminates DDR interface logic entirely - making the latter suitable only for non-DRAM applications despite identical packaging and core power architecture.
Availability
TPS6591104DA2NMA is available at Aetrix Electronics and suitable for smartphone power management, tablet SoC sequencing, industrial handheld terminals, and automotive infotainment displays requiring stable component supply, long-lifecycle support, and guaranteed traceability.
Supply support for TPS6591104DA2NMA includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with over 50 years of innovation in energy-efficient IC design.
The TPS65911 family was engineered specifically for multi-rail, multi-core application processors in portable systems - integrating sequencing, regulation, RTC, and GPIO resources into a single BGA package to reduce system complexity and board space.
FAQ
What is the primary function of the TPS6591104DA2NMA in a portable system?
The TPS6591104DA2NMA serves as a fully integrated power management IC that delivers and sequences multiple regulated power rails - including dual-core SMPS (VDD1/VDD2), I/O SMPS (VIO), eight LDOs, RTC, and GPIOs - for application processors in smartphones and tablets. Its embedded power controller executes EEPROM-programmed boot and sleep sequences autonomously, eliminating host software dependency for power state transitions.
Does the TPS6591104DA2NMA support dynamic voltage scaling for both processor cores?
Yes, the TPS6591104DA2NMA supports independent dynamic voltage scaling (DVS) for both VDD1 and VDD2 SMPS outputs via a dedicated high-speed I²C interface (CTL-I²C). Alternatively, EN1 and EN2 pins can be repurposed as I²C clock and data lines specifically for VDD1/VDD2 voltage scaling commands, enabling real-time adaptation to CPU workload without affecting main system I²C traffic.
How does the RTC in the TPS6591104DA2NMA maintain time during system power-off?
The RTC in the TPS6591104DA2NMA remains operational during system power-off using the VRTC LDO output (supplied from VCC7) and optionally a backup battery connected to the VBACKUP pin. It features a 32.768-kHz crystal oscillator input (OSC32KIN/OSC32KOUT) or internal RC oscillator, and retains calendar, date, time, and alarm settings in dedicated backup registers - ensuring continuous timekeeping across power cycles.
What are the key differences between the LDOs in the TPS6591104DA2NMA?
The TPS6591104DA2NMA includes eight LDOs: LDO1, LDO2, and LDO4 offer 50-mV output voltage steps (1.0–3.3 V), enabling fine-grained rail tuning for sensitive analog or core logic; LDO3, LDO5–LDO8 provide 100-mV steps (1.0–3.3 V) for general-purpose peripherals. All eight are fully controllable via I²C, with current capabilities ranging from 200 mA (LDO3) to 320 mA (LDO1/LDO2) and 300 mA (LDO5–LDO8).
Can the TPS6591104DA2NMA drive external FETs for high-current rails?
Yes, the TPS6591104DA2NMA includes a dedicated VDDCtrl controller with DRVH (high-side gate driver), DRVL (low-side gate driver), SW (switch node), VOUT (feedback), and VBST (bootstrap supply) terminals. This allows it to drive external N-channel MOSFETs for high-current rails exceeding 6 A - supporting applications requiring higher current than its integrated SMPS can deliver, such as GPU or display power supplies.
TPS6591104DA2NMA Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 98-VFBGA
- Packaging:
- Tray
- Product Status:
- Active
- Applications:
- Portable Equipment
- Current - Supply:
- 320µA
- Voltage - Supply:
- 1.7V, 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 98-NFBGA (9x6)
TPS6591104DA2NMA FAQ
1.How can I place an order for TPS6591104DA2NMA through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS6591104DA2NMA on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS6591104DA2NMA reliable?
The price and inventory of TPS6591104DA2NMA are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS6591104DA2NMA is usually 5 days.
3.What payment methods are accepted for TPS6591104DA2NMA?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS6591104DA2NMA transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS6591104DA2NMA?
TPS6591104DA2NMA orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS6591104DA2NMA order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS6591104DA2NMA?
For technical support, including TPS6591104DA2NMA datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS6591104DA2NMA requirements.
6.How does Aetrix verify that TPS6591104DA2NMA is sourced from the original manufacturer or authorized distributors?
All TPS6591104DA2NMA products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS6591104DA2NMA meets industry standards.
7.What is the process for return or replacement of TPS6591104DA2NMA?
All TPS6591104DA2NMA units undergo pre-shipment inspection (PSI). If there is an issue with TPS6591104DA2NMA, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS6591104DA2NMA part is unused and in its original packaging.
Return procedure for TPS6591104DA2NMA:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS6591104DA2NMA Tags
-
TPS2511DGNR
Texas Instruments
-
UTC2000/MG
Microchip Technology
-
TUSB320HAIRWBR
Texas Instruments
-
TPS61252DSGR
Texas Instruments
-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments
-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments
-
STUSB1600AQTR
STMicroelectronics
-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments
-
TPS65150PWPR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
