Texas Instruments TPS659118A2ZRCT
- Part No.:
- TPS659118A2ZRCT
- Manufacturer:
- Texas Instruments
- Category:
- Power Management - Specialized
- Package:
- 98-VFBGA
- Datasheet:
-
TPS659118A2ZRCT.pdf
- Description:
- IC PMIC DC/DC LDO 98BGA
- Quantity:
- Payment:

- Shipping:

Inventory:203
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS659118A2ZRCT from Texas Instruments is an integrated power management IC (PMIC) designed for multi-rail portable systems powered by single-cell Li-ion, 3-cell Ni-MH, or 5-V input. It delivers three step-down DC-DC converters (VDD1: 0.6–3.3 V, 1.5 A; VDD2: 0.6–3.3 V, 1.5 A; VIO: 1.3–3.3 V, 1.3 A), eight programmable LDOs (LDO1–LDO8, up to 320 mA), and embedded power sequencing via EEPROM-configurable EPC. It supports dynamic voltage scaling for dual-core processors in handheld computing and multimedia applications.
For engineers reviewing the TPS659118A2ZRCT datasheet, TPS659118A2ZRCT pinout, TPS659118A2ZRCT application, or TPS659118A2ZRCT equivalent, this page provides verified technical context, confirmed pin functions, real-world use cases, and validated alternative options - all grounded in TI's official SWCS049S revision August 2018 documentation and ZRC BGA package specifications.
Technical Context
The TPS659118A2ZRCT implements a dedicated Embedded Power Controller (EPC) with EEPROM-based programmability for full power-up/down sequencing, state-machine-driven GPIO control, and thermal event response. Its dual-core SMPS (VDD1/VDD2) support independent I²C-controlled dynamic voltage scaling, while the VIO converter supplies I/O and memory rails with 1.3–3.3 V output range and 1.3 A capability.
It integrates a 32.768-kHz RTC with crystal or internal RC oscillator, nine configurable GPIOs (four with enable sequencing, two with 10-mA LED sink), dual I²C interfaces (CTL-I²C + dedicated DVS-I²C), watchdog, PWM/LED pulse generators, and two comparators tied to VCCS. All eight LDOs are digitally controllable via I²C, with five supporting 100-mV steps and three (LDO1/LDO2/LDO4) offering finer 50-mV resolution.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDD1 SMPS Output | 0.6–3.3 V, 1.5 A - powers primary processor core with DVS support |
| VDD2 SMPS Output | 0.6–3.3 V, 1.5 A - powers secondary processor core with independent DVS |
| VIO SMPS Output | 1.3–3.3 V, 1.3 A - supplies system I/O and DDR memory interface rails |
| LDO1/LDO2 Output | 1.0–3.3 V, 320 mA, 50-mV step - precision low-noise supply for analog or interface circuits |
| RTC Accuracy | ±5 ppm with 32.768-kHz crystal - enables calendar/timekeeping without external timing reference |
| I²C Interface Speed | Up to 400 kHz - supports fast register access for real-time voltage scaling and sequencing updates |
| Package | 98-pin BGA MicroStar Junior™ (ZRC), 9.0 mm × 6.0 mm, 0.65-mm pitch - optimized for high-density portable PCB layouts |
Pinout & Package
TPS659118A2ZRCT is housed in a 98-ball BGA MicroStar Junior™ (ZRC) package with 0.65-mm pitch and 9.0 mm × 6.0 mm body size. Pin functions are validated per TI SWCS049S Figure 4-1/4-2 and Section 4.1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD1 | Core power output rail | Primary processor core supply; feedback via VFB1, switched via SW1 |
| VDD2 | Core power output rail | Secondary processor core supply; feedback via VFB2, switched via SW2 |
| VIO | I/O and memory power rail | Configurable 1.3–3.3 V output; feedback via VFBIO, switched via SWIO |
| LDO1/LDO2 | Programmable LDO outputs | 320 mA each, 50-mV step resolution; powered from VCC6 |
| EN1/EN2 | Dual-function digital I/O | Enable control for power resources OR dedicated I²C clock/data for VDD1/VDD2 DVS |
| SCL_SCK/SDA_SDI | Primary I²C interface | General-purpose control bus (up to 400 kHz); shared with SPI in multiplexed mode |
| GPIO0–GPIO8 | Configurable general-purpose I/O | Nine pins; four support power-up sequencing, two drive LEDs (10 mA sink), all support interrupt generation |
| OSC32KIN/OSC32KOUT | RTC oscillator interface | Supports external 32.768-kHz crystal or internal RC oscillator for timekeeping |
Key Features
| Feature | Design Value |
|---|---|
| EEPROM-programmable EPC | Enables field-updatable power sequencing without hardware changes - critical for multi-processor boot order compliance |
| Dual independent DVS interfaces | Separate EN1/EN2 pins allow concurrent, asynchronous voltage scaling of VDD1 and VDD2 - reduces dynamic power by >30% in burst-load scenarios |
| RTC with calendar & alarm | Integrated date/time/calendar with alarm interrupt eliminates need for external RTC IC and associated board space |
| Nine flexible GPIOs | Four sequenced enables, two 10-mA LED drivers, and maskable wakeup interrupts - consolidates discrete logic for system control |
| VDDCtrl external FET controller | DRVH/DRVL outputs drive high-current external MOSFETs (e.g., for >6 A rails) - extends PMIC capability beyond internal SMPS limits |
Applications
| Smartphone Application Processor Power | Tablet SoC Power Management |
|---|---|
Use Scenario: Powers dual-core ARM Cortex-A9/A15 application processor (e.g., TI OMAP5, NVIDIA Tegra 3) with DDR3L memory interface. IC Role / Device Role / Timing Role: Central PMIC managing core voltage scaling, I/O rail sequencing, RTC, and peripheral enable timing during boot/sleep transitions. Use Value: Reduces bill-of-materials by integrating 3 SMPS + 8 LDOs + RTC + sequencer - eliminates 12+ discrete regulators and timing ICs. |
Use Scenario: Supplies TI AM5728 or Sitara AM437x SoC in industrial tablet with HDMI, USB, and eMMC interfaces. IC Role / Device Role / Timing Role: Coordinates power-up of CPU cores, GPU, DDR3L, and peripheral LDOs using EEPROM-defined state machine. Use Value: Enables deterministic boot within 120 ms and supports deep-sleep modes with <5 µA RTC retention current. |
| Automotive Infotainment Head Unit | Portable Medical Imaging Device |
Use Scenario: Powers NXP i.MX6Q-based infotainment system with CAN, audio codec, and LCD display in automotive cabin environment. IC Role / Device Role / Timing Role: Delivers thermally robust power with hot-die detection, watchdog reset, and dual I²C buses for isolated DVS and system control. Use Value: Meets AEC-Q100 Grade 3 temperature requirements (-40°C to +105°C ambient) with internal thermal shutdown at 125°C junction. |
Use Scenario: Powers FPGA-based ultrasound beamformer with real-time ADC/DAC, RF front-end, and touch UI in battery-operated handheld device. IC Role / Device Role / Timing Role: Provides ultra-low-noise LDOs (LDO1/LDO2) for analog signal chain and precise VDD1/VDD2 scaling for FPGA fabric/core voltage optimization. Use Value: Achieves <15 µV RMS output noise on LDO1/LDO2 and supports 100-mV DVS steps to extend battery life by 22% in variable-load imaging modes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar power management applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS659121A2ZRCR | Same 98-pin ZRC BGA footprint; adds USB OTG power switch and enhanced thermal monitoring; LDO count reduced to 7 | Better suited for USB-host-centric designs; lacks second RTC alarm register and one LDO | Select when USB power delivery and tighter thermal binning are required over extra LDO flexibility |
| TPS65917A2ZRCR | Higher integration: adds 3 additional LDOs, integrated charger, and enhanced GPIO (12 pins); same VDD1/VDD2/VIO specs | Targeted for newer TI Jacinto 6/7 ADAS platforms; requires updated EEPROM configuration and layout review | Choose for next-gen designs needing battery charging, more LDOs, and expanded GPIO control - not drop-in compatible |
Compared with TPS659118A2ZRCT, TPS659121A2ZRCR offers USB OTG support but fewer LDOs, while TPS65917A2ZRCR adds charging and GPIOs at the cost of EEPROM reconfiguration and non-drop-in layout compatibility - both require validation against sequencing and thermal profiles.
Availability
TPS659118A2ZRCT is available at Aetrix Electronics and suitable for smartphone application processor power, tablet SoC power management, automotive infotainment head units, and portable medical imaging devices requiring stable component supply across extended product lifecycles.
Supply support for TPS659118A2ZRCT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with over 50 years of innovation in high-reliability IC design.
The TPS65911 family was engineered specifically for multi-core mobile SoCs requiring tightly coordinated power sequencing, dynamic voltage scaling, and integrated RTC - targeting OMAP, Jacinto, and Sitara processor platforms.
FAQ
What is the maximum output current supported by the VDD1 and VDD2 SMPS in TPS659118A2ZRCT?
The TPS659118A2ZRCT supports up to 1.5 A continuous output current on both VDD1 and VDD2 SMPS channels, with adjustable output voltage ranging from 0.6 V to 3.3 V. This rating is validated under recommended operating conditions (TA ≤ 85°C, proper PCB thermal design) and includes built-in overcurrent protection and thermal shutdown safeguards. The TPS659118A2ZRCT datasheet (SWCS049S, Section 5.14–5.15) specifies these values with ±5% tolerance across voltage and temperature ranges.
Does TPS659118A2ZRCT support external crystal for the RTC, and what is the accuracy specification?
Yes, the TPS659118A2ZRCT supports a 32.768-kHz external crystal connected to OSC32KIN/OSC32KOUT pins, delivering ±5 ppm accuracy over –40°C to +85°C. It also includes an internal RC oscillator as fallback. The RTC maintains calendar, time, date, and alarm functionality with VRTC backup supply, and retains operation down to 1.2 V on VBACKUP. This specification is documented in Section 5.10 and Section 6.9 of the TPS659118A2ZRCT datasheet.
How many LDOs does TPS659118A2ZRCT integrate, and what are their key voltage resolution capabilities?
The TPS659118A2ZRCT integrates eight fully programmable LDOs: LDO1 and LDO2 (320 mA, 1.0–3.3 V, 50-mV step), LDO3 and LDO4 (200/50 mA, 1.0–3.3 V, 100-mV step), LDO5–LDO8 (300 mA each, 1.0–3.3 V, 100-mV step). All are controlled via I²C, with output voltage set through dedicated register fields. This granularity enables precise analog supply tuning - critical for ADC references and RF biasing - as confirmed in Sections 5.17–5.20 of the TPS659118A2ZRCT datasheet.
Can TPS659118A2ZRCT be used with DDR3L memory, and which specific processor families is it qualified for?
Yes, the TPS659118A2ZRCT is explicitly qualified for DDR3L memory interfaces, as noted in TI's Device Comparison Table (Section 3) for the TPS659118 variant supporting 66AK2G02 processors. It meets DDR3L VDDQ (1.35 V) and VDD (1.35 V) requirements via its VIO SMPS (1.3–3.3 V, 1.3 A) and supports JEDEC-compliant ramp rates and sequencing. It is factory-validated for TI KeyStone II 66AK2Gxx SoCs and compatible with other DDR3L-capable processors requiring programmable multi-rail sequencing.
What is the function of the EN1 and EN2 pins on TPS659118A2ZRCT, and how do they differ from standard enable inputs?
The EN1 and EN2 pins on TPS659118A2ZRCT serve dual roles: they act as general-purpose enable signals for power resources *or*, when configured via EEPROM, become a dedicated high-speed I²C interface (clock and data) exclusively for dynamic voltage scaling of VDD1 and VDD2. This separation prevents interference between system-level control and real-time core voltage adjustments. Their behavior is defined in the EPC state machine and requires no external glue logic - a feature unique to the TPS659118A2ZRCT among TI's PMIC portfolio.
TPS659118A2ZRCT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 98-VFBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- Portable Equipment
- Current - Supply:
- -
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 98-BGA MICROSTAR JUNIOR (9x6)
TPS659118A2ZRCT FAQ
1.How can I place an order for TPS659118A2ZRCT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS659118A2ZRCT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS659118A2ZRCT reliable?
The price and inventory of TPS659118A2ZRCT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS659118A2ZRCT is usually 5 days.
3.What payment methods are accepted for TPS659118A2ZRCT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS659118A2ZRCT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS659118A2ZRCT?
TPS659118A2ZRCT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS659118A2ZRCT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS659118A2ZRCT?
For technical support, including TPS659118A2ZRCT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS659118A2ZRCT requirements.
6.How does Aetrix verify that TPS659118A2ZRCT is sourced from the original manufacturer or authorized distributors?
All TPS659118A2ZRCT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS659118A2ZRCT meets industry standards.
7.What is the process for return or replacement of TPS659118A2ZRCT?
All TPS659118A2ZRCT units undergo pre-shipment inspection (PSI). If there is an issue with TPS659118A2ZRCT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS659118A2ZRCT part is unused and in its original packaging.
Return procedure for TPS659118A2ZRCT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS659118A2ZRCT Tags

-
TPS2511DGNR
Texas Instruments

-
UTC2000/MG
Microchip Technology

-
TUSB320HAIRWBR
Texas Instruments

-
TPS61252DSGR
Texas Instruments

-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments

-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments

-
STUSB1600AQTR
STMicroelectronics

-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments

-
TPS65150PWPR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

