Texas Instruments TPS65911AA2ZRCT
- Part No.:
- TPS65911AA2ZRCT
- Manufacturer:
- Texas Instruments
- Category:
- Power Management - Specialized
- Package:
- 98-VFBGA
- Datasheet:
-
TPS65911AA2ZRCT.pdf
- Description:
- PWR MGMT SWITCHING REGULATOR
- Quantity:
- Payment:

- Shipping:

Inventory:4,382
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS65911AA2ZRCT from Texas Instruments is an integrated power management IC (PMIC) featuring three step-down DC-DC converters (VDD1, VDD2, VIO), one external-FET controller (VDDCtrl), eight programmable LDOs, embedded power controller with EEPROM, real-time clock (RTC), and nine configurable GPIOs. It delivers 1.5 A at 0.6–1.5 V on VDD1, 1.5 A at 0.6–2.2 V on VDD2, and 1.3 A at 1.5 V on VIO - optimized for dual-core processor systems powered by single-cell Li-ion or 5-V input.
For engineers reviewing the TPS65911AA2ZRCT datasheet, TPS65911AA2ZRCT pinout, TPS65911AA2ZRCT application, or TPS65911AA2ZRCT equivalent, this PMIC supports dynamic voltage scaling via dedicated I²C, thermal shutdown, 32.768-kHz RTC oscillator, programmable power sequencing, and LED/PWM generators - critical for portable SoC power architecture validation and BOM consolidation.
Technical Context
The TPS65911AA2ZRCT implements a hierarchical power architecture: two SMPS (VDD1/VDD2) support adaptive voltage scaling for CPU cores using separate high-speed I²C lines (EN1/EN2), while VIO supplies I/O and memory rails. The VDDCtrl controller drives external high-current FETs with adjustable slew rate (5 mV/µs) and overcurrent protection via TRIP pin.
Its embedded power controller (EPC) executes EEPROM-programmable boot-up and sleep sequences; the RTC includes calendar, alarm, and backup battery charging (VBACKUP); and nine GPIOs provide enable control, interrupt generation, LED drive (10 mA sink), and clock synchronization - all managed through register-mapped I²C interface (CTL-I²C).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDD1 SMPS Output | 0.6–3.3 V, 1.5 A max - dynamically scalable core rail for primary processor domain |
| VDD2 SMPS Output | 0.6–3.3 V, 1.5 A max - independently controllable secondary core rail |
| VIO SMPS Output | 1.5 V @ 1.3 A, 1.8 V @ 1.2 A, 2.5/3.3 V @ 1.1 A - fixed or programmable I/O/memory supply |
| LDO Count & Current | Eight main LDOs (LDO1–LDO8) + RTC LDO; 320–300 mA per LDO, 1–3.3 V programmable in 50/100-mV steps |
| RTC Accuracy | 32.768-kHz crystal or internal 32-kHz RC oscillator - enables calendar/timekeeping with alarm without external timing components |
| I²C Interface | High-speed CTL-I²C (up to 400 kHz) + optional EN1/EN2 dual-I²C for dedicated VDD1/VDD2 voltage scaling commands |
| Package | 98-pin BGA MicroStar Junior™ (ZRC), 9.0 mm × 6.0 mm, 0.65-mm pitch - designed for high-density portable PCB layouts |
Pinout & Package
The TPS65911AA2ZRCT is housed in a 98-pin ZRC BGA package (MicroStar Junior™), measuring 9.0 mm × 6.0 mm with 0.65-mm ball pitch. Thermal performance is optimized via exposed die pad (AGND-connected) and multiple ground balls across top/bottom layers.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SW1 / SW2 / SWIO | Switch node outputs | Power-stage switching nodes for VDD1, VDD2, and VIO DC-DC converters - require external inductor and output capacitor |
| VFB1 / VFB2 / VFBIO | Feedback inputs | Resistive divider inputs for closed-loop regulation of VDD1, VDD2, and VIO outputs - enable precise output voltage setting |
| EN1 / EN2 | Enable / I²C multiplex pins | Dual-function: hardware enable signals OR dedicated high-speed I²C clock/data for dynamic core voltage scaling |
| GPIO0–GPIO8 | Configurable digital I/O | Nine pins supporting push-pull/OD modes; four integrate into power-up sequence; two sink 10 mA for LED drive; two support clock sync |
| OSC32KIN / OSC32KOUT | RTC oscillator interface | Connects to 32.768-kHz crystal; internal oscillator option eliminates external crystal when accuracy permits |
| CLK32KOUT | RTC clock output | Provides buffered 32-kHz clock to system peripherals - active in ACTIVE/SLEEP states, disabled in OFF state |
| NRESPWRON / NRESPWRON2 | Power-off reset outputs | Open-drain reset signals asserted during device power-down - used for coordinated system-level reset sequencing |
| DRVH / DRVL / VBST / TRIP | VDDCtrl controller interface | Drive high-side/low-side FETs; VBST supplies gate driver; TRIP sets overcurrent threshold for external FET protection |
Key Features
| Feature | Design Value |
|---|---|
| EEPROM-programmable power sequencing | Boot-up, sleep, and wake-up sequences fully configurable via embedded power controller - eliminates external sequencer IC |
| Dual independent DVS I²C interfaces | EN1/EN2 pins operate as dedicated high-speed I²C bus for real-time VDD1/VDD2 voltage adjustment - avoids contention on main CTL-I²C |
| Integrated RTC with calendar & alarm | Full date/time/calendar with alarm interrupt - operates from VRTC LDO and backup battery (VBACKUP), no external RTC required |
| Programmable LED/PWM generators | Two ON/OFF pulse generators + one PWM generator - drive status LEDs or backlight without MCU intervention |
| Thermal monitoring & shutdown | Hot-die detection and thermal shutdown at 125°C junction - protects SoC and PMIC under sustained overload or poor airflow |
| Backup battery charger | Linear charger for VBACKUP input - maintains RTC operation and backup registers during main power loss |
Applications
| Smartphone Application | Tablet Power Architecture |
|---|---|
|
Use Scenario: Dual-application-processor platform requiring independent core voltage scaling, I/O rail sequencing, and always-on RTC. IC Role / Device Role / Timing Role: Central PMIC managing VDD1/VDD2 DVS, VIO rail, eight peripheral LDOs, and 32.768-kHz RTC timing reference. Use Value: Reduces component count by consolidating three SMPS, eight LDOs, RTC, and sequencer - enabling compact 5G smartphone mainboard design. |
Use Scenario: High-performance tablet with DDR3 memory, GPU, and multi-sensor subsystem needing coordinated power-up and thermal management. IC Role / Device Role / Timing Role: Primary power controller delivering VDD1/VDD2 for CPU/GPU cores, VIO for DDR3 interface, and LDOs for sensors/cameras. Use Value: Programmable EEPROM sequencing ensures reliable boot across varying battery voltages; thermal shutdown prevents throttling-induced instability. |
| Industrial Handheld Terminal | Embedded Vision System |
|
Use Scenario: Ruggedized barcode scanner with cold-start capability, LED indicators, and battery-backed real-time logging. IC Role / Device Role / Timing Role: Single-chip power solution providing regulated rails, GPIO-controlled LED drivers, and battery-maintained RTC for timestamping. Use Value: Nine GPIOs eliminate discrete logic for button debouncing and LED control; VBACKUP support enables >10-year RTC retention on coin cell. |
Use Scenario: Edge AI camera module requiring low-noise analog supplies (LDOs), synchronized sensor clocks, and efficient core power. IC Role / Device Role / Timing Role: Power manager supplying clean LDO rails for image sensor/ISP, SMPS for NPU core, and CLK32KOUT for sensor frame sync. Use Value: Low-noise LDOs (100 µV RMS) minimize sensor readout noise; GPIO2 clock sync aligns DC-DC switching with sensor exposure windows. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS659121A2ZRCT | Successor with enhanced I²C robustness, lower quiescent current (12 µA vs. 25 µA in SLEEP), and extended LDO voltage range (0.7–3.3 V) | Targeted at newer AMx/DMx processors; lacks VDDCtrl controller channel - requires external high-current FET driver | Select for new designs prioritizing ultra-low standby power and simplified LDO programming; not drop-in due to missing VDDCtrl functionality |
| TPS65910AA2ZRCT | Pin-compatible predecessor with identical 98-pin ZRC package but reduced feature set: no VDDCtrl, only seven LDOs, no LED/PWM generators | Suitable for cost-sensitive legacy platforms where external FET control and advanced lighting features are unnecessary | Valid drop-in replacement if VDDCtrl, GPIO LED drive, and dual-DVS I²C are unused - verify EEPROM configuration compatibility |
Compared with TPS65911AA2ZRCT, TPS659121A2ZRCT offers lower sleep current and wider LDO range but removes VDDCtrl, while TPS65910AA2ZRCT retains full pin compatibility at the cost of feature reduction - making it viable only for constrained legacy upgrades.
Availability
TPS65911AA2ZRCT is available at Aetrix Electronics and suitable for smartphone, tablet, industrial handheld, and embedded vision applications requiring stable component supply, long-term lifecycle support, and qualified automotive-grade alternatives.
Supply support for TPS65911AA2ZRCT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in high-reliability PMIC design for mobile and industrial markets.
The TPS65911 product line was engineered specifically for heterogeneous multicore SoCs in portable systems - integrating sequencing, DVS, RTC, and flexible LDO/SMPS resources to replace discrete power solutions in space-constrained designs.
FAQ
What is the maximum output current capability of the VDD1 and VDD2 SMPS in the TPS65911AA2ZRCT?
The TPS65911AA2ZRCT supports up to 1.5 A on both VDD1 and VDD2 SMPS outputs. This rating applies across the full output voltage range (0.6 V to 3.3 V) under recommended operating conditions and proper thermal management. The actual achievable current depends on input voltage, ambient temperature, PCB layout, and inductor selection - refer to Section 5.14 and 5.15 of the datasheet for derating curves and thermal metrics specific to the TPS65911AA2ZRCT.
Does the TPS65911AA2ZRCT support dynamic voltage scaling for both processor cores simultaneously?
Yes, the TPS65911AA2ZRCT supports independent dynamic voltage scaling for VDD1 and VDD2 using two dedicated high-speed I²C interfaces routed through EN1 and EN2 pins. This allows real-time, asynchronous voltage updates for each core without interfering with the main CTL-I²C bus. The TPS65911AA2ZRCT's embedded power controller also enables coordinated DVS transitions as part of programmable power states stored in EEPROM.
Can the TPS65911AA2ZRCT operate without an external 32.768-kHz crystal?
Yes, the TPS65911AA2ZRCT includes an internal 32-kHz RC oscillator that can serve as the RTC clock source when OSC32KIN/OSC32KOUT pins are left unconnected. While less accurate than a crystal (±5% vs. ±20 ppm), the RC option eliminates BOM cost and board space for crystal and load capacitors - ideal for non-critical timekeeping applications. The TPS65911AA2ZRCT automatically selects the active source based on configuration bits.
How many LDOs does the TPS65911AA2ZRCT integrate, and what are their key programmability features?
The TPS65911AA2ZRCT integrates eight main LDOs (LDO1–LDO8) plus a dedicated RTC LDO (VRTC). Five LDOs support 1.0–3.3 V in 100-mV steps; LDO1, LDO2, and LDO4 support finer 50-mV steps. All are fully software-controllable via I²C, with individual enable/disable, voltage selection, and soft-start configuration - enabling precise rail optimization for diverse peripheral requirements in the TPS65911AA2ZRCT.
Is the TPS65911AA2ZRCT pin-compatible with other devices in the TPS6591x family?
The TPS65911AA2ZRCT shares the same 98-pin ZRC BGA package and pinout with TPS65910AA2ZRCT, enabling mechanical drop-in replacement. However, it is not pin-compatible with TPS659121A2ZRCT (which omits VDDCtrl-related pins) or TPS659112/TPS659114 variants (which differ in GPIO mapping and LDO count). Always validate signal routing and EEPROM configuration before substituting - the TPS65911AA2ZRCT's VDDCtrl interface and dual-DVS I²C are unique to its variant.
TPS65911AA2ZRCT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 98-VFBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- Portable Equipment
- Current - Supply:
- -
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 98-BGA MICROSTAR JUNIOR (9x6)
TPS65911AA2ZRCT FAQ
1.How can I place an order for TPS65911AA2ZRCT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS65911AA2ZRCT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS65911AA2ZRCT reliable?
The price and inventory of TPS65911AA2ZRCT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS65911AA2ZRCT is usually 5 days.
3.What payment methods are accepted for TPS65911AA2ZRCT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS65911AA2ZRCT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS65911AA2ZRCT?
TPS65911AA2ZRCT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS65911AA2ZRCT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS65911AA2ZRCT?
For technical support, including TPS65911AA2ZRCT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS65911AA2ZRCT requirements.
6.How does Aetrix verify that TPS65911AA2ZRCT is sourced from the original manufacturer or authorized distributors?
All TPS65911AA2ZRCT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS65911AA2ZRCT meets industry standards.
7.What is the process for return or replacement of TPS65911AA2ZRCT?
All TPS65911AA2ZRCT units undergo pre-shipment inspection (PSI). If there is an issue with TPS65911AA2ZRCT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS65911AA2ZRCT part is unused and in its original packaging.
Return procedure for TPS65911AA2ZRCT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS65911AA2ZRCT Tags

-
TPS2511DGNR
Texas Instruments

-
UTC2000/MG
Microchip Technology

-
TUSB320HAIRWBR
Texas Instruments

-
TPS61252DSGR
Texas Instruments

-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments

-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments

-
STUSB1600AQTR
STMicroelectronics

-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments

-
TPS65150PWPR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

