Texas Instruments TPS65980RHFR
- Part No.:
- TPS65980RHFR
- Manufacturer:
- Texas Instruments
- Category:
- Power Management - Specialized
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
TPS65980RHFR.pdf
- Description:
- IC PWR MGMT CONV 3LDO 24VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,580
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS65980RHFR from Texas Instruments is a Thunderbolt™/Thunderbolt™2 bus-powered DC/DC switching regulator that accepts 2.5-V to 15.75-V input from the Thunderbolt cable and delivers three regulated 3.3-V outputs: TBT_OUT (up to 3.5 A), CBL_OUT (current-limited at 1.1 A or 2.2 A), and DEV_OUT (up to 2.5 A). It operates in charge-pump mode for low-voltage startup and buck-converter mode for high-voltage operation, enabling power delivery to Thunderbolt controllers, active cables, and peripheral circuitry.
For engineers reviewing the TPS65980RHFR datasheet, TPS65980RHFR pinout, TPS65980RHFR application, or TPS65980RHFR equivalent, key selection criteria include its dual-mode regulation architecture, programmable CBL_OUT current limit, thermal shutdown at 135°C, HV_OK and RESET status signaling, and VQFN-24 (5 mm × 4 mm) package compatibility with Thunderbolt system-level power sequencing requirements.
Technical Context
The TPS65980RHFR integrates a dual-mode power conversion architecture: a switched-capacitor charge pump for 2.5–3.4 V input (low-voltage state) and a synchronous buck converter for 10–15.75 V input (high-voltage state), with automatic transition between modes. It features independent output control-TBT_OUT powers the Thunderbolt controller directly, while CBL_OUT and DEV_OUT are load-switched from TBT_OUT using internal FETs.
Functional timing is tightly coordinated: HV_OK asserts within 10 µs after TBT_IN exceeds 4.5 V, RESET asserts high within 20 µs after TBT_OUT reaches 3.135 V, and CBL_OUT enables within 10 ms of HV_OK assertion. The device implements soft-start via SS pin, thermal shutdown with 10°C hysteresis, and slew-rate-controlled TBT_IN transitions (SR02L: 0.1–30 kV/s).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.5 V to 15.75 V - supports full Thunderbolt™/Thunderbolt™2 bus power range, including low-voltage link training and high-voltage active operation |
| TBT_OUT Output Voltage | 3.221 V to 3.319 V - tight ±1.5% regulation across load (0.235–3.5 A) and input (10–15.75 V) |
| CBL_OUT Current Limit | 1.1 A or 2.2 A - selectable via CBL_ILIMIT logic pin; enables compliance with Thunderbolt™ active cable power specifications |
| Thermal Shutdown Threshold | 135°C typical - protects against sustained overload or poor PCB thermal design; 10°C hysteresis ensures stable recovery |
| Package | VQFN-24 (5 mm × 4 mm × 0.9 mm) - exposes thermal pad to GND for 1.5°C/W junction-to-case (bottom) thermal resistance |
| Buck Converter Efficiency | 87% at 12 V input, 3 A total load - minimizes power loss and thermal rise in compact bus-powered enclosures |
| HV_OK Assertion Delay | 10 µs max - provides fast, deterministic high-voltage presence indication for system-level power sequencing |
Pinout & Package
VQFN-24 (RHF) package with 5 mm × 4 mm body and exposed thermal pad (to be connected to GND). Pin pitch: 0.5 mm. Thermal pad improves heat dissipation with RθJC(bot) = 1.5°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SS | Soft Start Control | Connects external capacitor to set inrush current ramp rate during TBT_IN power-up; prevents input voltage droop |
| GND (Pins 2,3,4,10,21) | Ground Reference | Analog and power ground nodes; multiple pins reduce impedance and improve noise immunity for sensitive analog blocks |
| HV_OK | Status Output | Active-high signal indicating TBT_IN ≥4.5 V and RESET asserted; used for downstream power-enable sequencing |
| RESET | Status Output | Active-high signal confirming TBT_OUT is within valid 3.135–3.42 V range; critical for controller initialization lockstep |
| CBL_OUT | Power Output | Current-limited 3.3-V supply to Thunderbolt™ cable; FET-switched from TBT_OUT; current set by CBL_ILIMIT |
| CBL_ILIMIT | Digital Input | Logic-selectable current limit: tie to TBT_OUT (high) for 2.2 A, or leave floating/pulled low for 1.1 A |
| DEV_EN | Enable Control | Active-low enable for DEV_OUT: low connects DEV_OUT to TBT_OUT; high places DEV_OUT in high-Z |
| TBT_IN (Pins 22,23) | Power Input | Dual-pin input for Thunderbolt™ bus power; accepts 2.5–15.75 V; slew-rate constrained (0.1–30 kV/s) |
| TBT_OUT (Pins 11,12) | Main Power Output | Primary 3.3-V regulated output; powers Thunderbolt™ controller and feeds CBL_OUT/DEV_OUT switches |
| DEV_OUT (Pins 13,14) | Peripheral Power Output | Unlimited-current 3.3-V supply to non-Thunderbolt circuitry; enabled only when DEV_EN = low and HV_OK = high |
| COMP | Feedback Compensation | Connects RC network to stabilize buck converter loop; sets phase margin and transient response |
| BOOT, SW, PGND (Pins 19,20,21) | Buck Converter Core | Bootstrap gate drive, switch node, and power ground form integrated buck stage; requires external inductor and bootstrap cap |
| CPP, CPN | Charge Pump Interface | Connect external ceramic capacitor to implement charge-pump mode during low-voltage (2.5–3.4 V) operation |
Key Features
| Feature | Design Value |
|---|---|
| Dual-Mode Regulation | Automatically switches between charge-pump (2.5–3.4 V) and buck (10–15.75 V) topologies-enables seamless Thunderbolt™ link training and high-power operation without external mode control |
| Programmable Cable Power Limit | CBL_OUT current limit set to 1.1 A or 2.2 A via single logic pin-meets Thunderbolt™ active cable power delivery requirements while preventing overcurrent on host port |
| Integrated Power Sequencing Signals | HV_OK and RESET outputs provide deterministic, sub-20-µs timing for system-level coordination-eliminates need for external supervisors in Thunderbolt™ peripherals |
| Thermal Protection with Hysteresis | 135°C shutdown with 10°C hysteresis-prevents thermal runaway during sustained overload while avoiding oscillation near trip point |
| VQFN-24 with Exposed Thermal Pad | 5 mm × 4 mm footprint with bottom thermal pad-delivers 1.5°C/W junction-to-board thermal resistance for reliable operation at 3.5 A total output current |
Applications
| Thunderbolt™ Active Cable Power Delivery | Single-Port Bus-Powered Peripheral |
|---|---|
Use Scenario: Powering active optical or electronic Thunderbolt™ cables requiring regulated 3.3 V at up to 2.2 A from the peripheral side. IC Role / Device Role / Timing Role: TPS65980RHFR acts as cable power source via CBL_OUT pin, enabled only after HV_OK confirms high-voltage bus presence and synchronized to Thunderbolt™ link negotiation timing. Use Value: Enables self-powered active cables without separate power sources; programmable current limit ensures compliance with Thunderbolt™ specification limits. | Use Scenario: Compact Thunderbolt™ dock or adapter drawing all power from host port, powering controller, USB hub, display interface, and auxiliary logic. IC Role / Device Role / Timing Role: TPS65980RHFR serves as primary power manager-TBT_OUT powers controller, DEV_OUT powers auxiliary ICs, and CBL_OUT powers upstream cable-all sequenced via HV_OK/RESET signals. Use Value: Eliminates need for external LDOs or discrete load switches; integrated sequencing reduces BOM count and layout area in space-constrained enclosures. |
| Dual-Port Thunderbolt™ Hub | Thunderbolt™2 System Sleep Mode Support |
Use Scenario: Dual-port Thunderbolt™ hub where either port may supply power; requires cable power delivery to both ports and shared peripheral rail. IC Role / Device Role / Timing Role: TPS65980RHFR provides TBT_OUT as master rail; external TPS22920 load switches route CBL_OUT to each port; DEV_EN controls auxiliary rail activation per port activity. Use Value: Supports flexible power sourcing (port-selective diode-OR) and independent cable power per port-enables true dual-role hub functionality. | Use Scenario: Maintaining low-power wake-on-connect capability during Thunderbolt™2 system sleep, where TBT_IN drops to 5.2–12 V but must sustain minimal controller functions. IC Role / Device Role / Timing Role: TPS65980RHFR remains operational in high-voltage sleep mode, delivering 3.221–3.42 V at ≤31 mA TBT_OUT and ≤235 mA CBL_OUT while maintaining HV_OK assertion. Use Value: Enables instant wake from sleep without full re-negotiation; regulated low-current output preserves Thunderbolt™ link state during suspend/resume cycles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar Thunderbolt™ bus power management applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65981RHFR | Supports dual Thunderbolt™ ports natively with two independent CBL_OUT rails; adds I²C interface for dynamic configuration | Required for dual-port hubs needing independent cable power control per port without external load switches | Select TPS65981RHFR when dual independent CBL_OUT outputs or I²C configurability are required; TPS65980RHFR suffices for single-port or cost-sensitive designs |
| TPS65982RHFR | Includes integrated USB Type-C PD controller and CC logic; supports USB-C + Thunderbolt™ hybrid ports | Needed for systems implementing USB-C receptacle with Thunderbolt™ alt mode and power delivery negotiation | Choose TPS65982RHFR for USB-C/Thunderbolt™ combo ports; TPS65980RHFR is optimized for native Thunderbolt™ connectors only |
Compared with TPS65981RHFR and TPS65982RHFR, the TPS65980RHFR offers lowest BOM cost and smallest footprint for single-port Thunderbolt™-only applications, with no overhead for dual-port control or USB-C PD logic-making it ideal for dedicated Thunderbolt™ docks, adapters, and peripherals where feature set matches exact requirements.
Availability
TPS65980RHFR is available at Aetrix Electronics and suitable for Thunderbolt™2 docks, bus-powered peripherals, active cable power supplies, and embedded Thunderbolt™ interface modules requiring stable component supply and long-term industrial availability.
Supply support for TPS65980RHFR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity solutions for industrial, automotive, and computing markets.
The TPS65980RHFR belongs to TI's Thunderbolt™ power management IC product line, designed specifically to meet the stringent voltage sequencing, current limiting, and thermal requirements of Thunderbolt™/Thunderbolt™2 bus-powered peripheral devices.
FAQ
What input voltage ranges does the TPS65980RHFR support, and how does it handle transitions between them?
The TPS65980RHFR supports two distinct input ranges: 2.5–3.4 V (low-voltage state, charge-pump mode) and 10–15.75 V (high-voltage state, buck mode). It automatically transitions between modes based on TBT_IN voltage level. During transition, slew-rate limits (SR02L/SRL2H) ensure controlled switching; HV_OK asserts only after TBT_IN exceeds 4.5 V and RESET is valid. This behavior is fully documented in the TPS65980RHFR datasheet Section 8.4.
How is the CBL_OUT current limit configured on the TPS65980RHFR?
The CBL_OUT current limit on the TPS65980RHFR is set by the logic state of the CBL_ILIMIT pin: tying CBL_ILIMIT to TBT_OUT (logic high) configures 2.2 A limit, while leaving it unconnected or pulled low selects 1.1 A. This configuration is effective only after HV_OK asserts high. The TPS65980RHFR datasheet Table 7.5 lists ILIM_CBLOUT values under "CABLE OUTPUT" conditions, confirming both thresholds across temperature and input voltage.
Does the TPS65980RHFR provide independent control of its three 3.3-V outputs?
Yes-the TPS65980RHFR provides differentiated control: TBT_OUT is the primary regulated output and always active when input is valid; CBL_OUT is enabled automatically upon HV_OK assertion and current-limited via CBL_ILIMIT; DEV_OUT is enabled only when both HV_OK is high and DEV_EN is low. This hierarchical control enables precise power sequencing in Thunderbolt™ systems, as detailed in TPS65980RHFR Section 8.1 and Figure 2.
What thermal protection features does the TPS65980RHFR include?
The TPS65980RHFR includes thermal shutdown that activates at 135°C typical junction temperature, with 10°C hysteresis to prevent oscillation. This protection is independent of output current limiting and engages under sustained overload or inadequate PCB thermal design. The device's VQFN-24 package with exposed thermal pad achieves RθJC(bot) = 1.5°C/W, supporting reliable operation up to 3.5 A total output current-values confirmed in TPS65980RHFR Section 7.4 and 8.3.3.
Can the TPS65980RHFR operate in Thunderbolt™2 system sleep mode, and what are the key constraints?
Yes-the TPS65980RHFR supports Thunderbolt™2 sleep mode with TBT_IN as low as 5.2 V. In this state, TBT_OUT delivers 3.221–3.42 V at ≤31 mA, CBL_OUT supplies ≤235 mA, and DEV_OUT provides ≤700 mA-all while maintaining HV_OK assertion. Critical constraint: total combined output load must not exceed 85 mA until 2 ms after HV_OK goes high during wake-up, per TPS65980RHFR Section 7.6 timing table note (2).
TPS65980RHFR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- Thunderbolt™
- Current - Supply:
- -
- Voltage - Supply:
- 2.5V ~ 15.75V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-VQFN (5x4)
TPS65980RHFR FAQ
1.How can I place an order for TPS65980RHFR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS65980RHFR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS65980RHFR reliable?
The price and inventory of TPS65980RHFR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS65980RHFR is usually 5 days.
3.What payment methods are accepted for TPS65980RHFR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS65980RHFR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS65980RHFR?
TPS65980RHFR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS65980RHFR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS65980RHFR?
For technical support, including TPS65980RHFR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS65980RHFR requirements.
6.How does Aetrix verify that TPS65980RHFR is sourced from the original manufacturer or authorized distributors?
All TPS65980RHFR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS65980RHFR meets industry standards.
7.What is the process for return or replacement of TPS65980RHFR?
All TPS65980RHFR units undergo pre-shipment inspection (PSI). If there is an issue with TPS65980RHFR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS65980RHFR part is unused and in its original packaging.
Return procedure for TPS65980RHFR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS65980RHFR Tags

-
TPS2511DGNR
Texas Instruments

-
UTC2000/MG
Microchip Technology

-
TUSB320HAIRWBR
Texas Instruments

-
TPS61252DSGR
Texas Instruments

-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments

-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments

-
STUSB1600AQTR
STMicroelectronics

-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments

-
TPS65150PWPR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

