My Inquiry
My Account
Vishay General Semiconductor - Diodes Division TPSMA9.1HE3_A/H
- Part No.:
- TPSMA9.1HE3_A/H
- Manufacturer:
- Vishay General Semiconductor - Diodes Division
- Category:
- TVS Diodes
- Package:
- DO-214AC, SMA
- Datasheet:
-
TPSMA9.1HE3_A/H.pdf
- Description:
- TVS DIODE 7.37VWM 13.8VC DO214AC
- Quantity:
- Payment:
- Shipping:
Inventory:2,923
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPSMA9.1HE3_A/H from Vishay General Semiconductor is a unidirectional surface-mount PAR® transient voltage suppressor in SMA (DO-214AC) package, rated for 400 W peak pulse power (10/1000 μs), 9.1 V breakdown voltage (VBR), and 29.9 V clamping voltage (VC) at 50 A peak pulse current. It operates from −65 °C to +185 °C and is AEC-Q101 qualified for automotive-grade surge protection on signal lines and power rails.
For engineers reviewing the TPSMA9.1HE3_A/H datasheet, TPSMA9.1HE3_A/H pinout, TPSMA9.1HE3_A/H application, or TPSMA9.1HE3_A/H equivalent, key selection criteria include its 7.78 V stand-off voltage (VWM), 10 μA max reverse leakage at VWM, unidirectional polarity, TJ = 185 °C rating, and RoHS-compliant, halogen-free HE3 suffix construction.
Technical Context
This device uses passivated anisotropic rectifier technology to deliver stable clamping under repetitive transients. Its junction temperature capability up to 185 °C enables operation in high-reliability automotive engine control units and industrial motor drives where thermal derating is critical.
The 10/1000 μs waveform response delivers consistent 29.9 V clamping at 50 A IPPM with low incremental surge resistance, while MSL Level 1 moisture sensitivity and matte tin-plated leads ensure robust reflow solderability per J-STD-002 and JESD 22-B102.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VBR (min/typ/max) | 8.65 / 9.10 / 9.55 V - defines precise voltage threshold at which avalanche conduction begins under 1 mA test current |
| VWM | 7.78 V - maximum continuous reverse operating voltage before significant leakage occurs |
| VC @ IPPM | 29.9 V at 50 A - clamped voltage during 400 W transient, directly limiting stress on downstream ICs |
| PPPM | 400 W - peak pulse power handling with 10/1000 μs waveform, enabling protection against lightning and inductive switching |
| TJ max. | +185 °C - extended junction temperature rating supports under-hood automotive and high-ambient industrial use |
| Polarity | Unidirectional - protects only against positive-going transients relative to cathode, requiring correct orientation in circuit |
| Package | SMA (DO-214AC) - industry-standard surface-mount outline with 0.208" x 0.157" footprint and defined pad layout for thermal reliability |
Pinout & Package
SMA (DO-214AC) package with axial lead configuration: cathode marked by color band; terminals are matte tin-plated for solderability per J-STD-002. Mounting requires 0.2" × 0.2" (5.0 mm × 5.0 mm) copper pads per terminal per datasheet fig. 2.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Cathode (banded end) | Transient current sink | Connected to protected line; conducts surge current to ground when VLINE exceeds VBR |
| Anode | Reference/return path | Typically tied to system ground or lower-potential rail; completes conduction path during clamping |
Key Features
| Feature | Design Value |
|---|---|
| Junction passivation | Optimized anisotropic rectifier design ensures stable VBR over lifetime and temperature, minimizing drift in harsh environments |
| AEC-Q101 qualification | Validated for automotive applications including powertrain and body electronics, with full stress testing per JEDEC standard |
| MSL Level 1 rating | Zero floor life limitation - can be stored indefinitely and assembled without baking prior to reflow |
| Low clamping ratio (VC/VBR) | 3.29 - tight ratio reduces overvoltage margin needed for protected ICs, simplifying system-level surge margining |
| Halogen-free & RoHS | HE3 suffix confirms compliance with environmental regulations and whisker resistance per JESD 201 Class 2 |
Applications
| Automotive Powertrain ECUs | Industrial Sensor Signal Lines |
|---|---|
Use Scenario: Protecting CAN transceiver inputs and microcontroller I/O pins in engine control modules exposed to load dump and alternator ripple. IC Role / Device Role / Timing Role: Transient voltage suppressor placed in parallel with protected node to clamp fast-rising surges before they reach sensitive logic. Use Value: Withstands 185 °C ambient and maintains 7.78 V stand-off, ensuring reliable protection during extended high-temperature operation without leakage-induced false triggers. | Use Scenario: Shielding analog outputs of pressure and temperature sensors in factory automation systems from ESD and relay-switching transients. IC Role / Device Role / Timing Role: Unidirectional TVS shunting surge energy to ground while remaining transparent during normal 0–5 V or 4–20 mA signal operation. Use Value: 29.9 V clamping at 50 A limits sensor output excursion to safe levels, preserving ADC input integrity and preventing latch-up in downstream signal conditioners. |
| Consumer USB Port Protection | Telecom DSL Line Interface |
Use Scenario: Safeguarding USB 2.0 data lines (D+/D−) and VBUS against ESD events per IEC 61000-4-2 Level 4 (±15 kV contact). IC Role / Device Role / Timing Role: Low-capacitance TVS placed directly at connector to divert ESD current before it couples into PHY or controller. Use Value: Sub-10 μA leakage at 7.78 V prevents signal degradation on high-speed data lines, while fast response time ensures clamping within nanoseconds. | Use Scenario: Protecting ADSL/VDSL line drivers and receivers from lightning-induced surges on twisted-pair telecom lines. IC Role / Device Role / Timing Role: Primary surge suppression stage mounted at line entry point, upstream of isolation transformers and front-end amplifiers. Use Value: 400 W peak pulse rating handles multi-kA induced surges; unidirectional configuration matches asymmetric line voltage swing in POTS-based DSL interfaces. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar transient voltage suppression applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SMAJ9.0A | VBR = 9.0 V min, VC = 14.4 V @ 28.7 A, lower PPPM (400 W same), but lower TJ max. (150 °C) | Not AEC-Q101 qualified; limited to commercial/industrial ambient ≤125 °C | Select when cost sensitivity outweighs automotive qualification and extended temperature need |
| 1.5SMC9.0A | Same VBR/VC specs, but SMC (DO-214AB) package - 20 % larger footprint, higher thermal mass | Preferred where board space allows and higher IFSM (100 A vs. 40 A) is required for infrequent high-energy events | Select when PCB layout permits larger package and surge duty cycle includes rare >40 A pulses |
Compared with SMAJ9.0A and 1.5SMC9.0A, the TPSMA9.1HE3_A/H provides superior high-temperature reliability (185 °C vs. 150 °C or 175 °C), AEC-Q101 validation, and optimized SMA footprint for dense automotive layouts-making it the preferred choice where qualification, thermal margin, and space constraints converge.
Availability
TPSMA9.1HE3_A/H is available at Aetrix Electronics and suitable for automotive powertrain modules, industrial sensor interfaces, consumer USB ports, and telecom line protection requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for TPSMA9.1HE3_A/H includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay General Semiconductor is a global leader in discrete semiconductors, specializing in diodes, rectifiers, TVS devices, and optoelectronics with emphasis on reliability, power efficiency, and application-specific performance.
The TPSMA series belongs to Vishay's PAR® (Protected Avalanche Rectifier) transient voltage suppressor product line, engineered specifically for high-temperature, high-reliability surge protection in automotive, industrial, and telecom infrastructure applications.
FAQ
What is the breakdown voltage tolerance for TPSMA9.1HE3_A/H?
The TPSMA9.1HE3_A/H has a specified breakdown voltage (VBR) range of 8.65 V (min) to 9.55 V (max) at 1.0 mA test current, with 9.10 V nominal. This ±5% tolerance ensures predictable clamping onset across manufacturing lots and temperature extremes, supporting robust design margining in safety-critical automotive circuits where TPSMA9.1HE3_A/H is deployed.
Is TPSMA9.1HE3_A/H compatible with lead-free reflow processes?
Yes, TPSMA9.1HE3_A/H is fully compatible with lead-free reflow. Its matte tin-plated terminals meet J-STD-002 and JESD 22-B102 solderability standards, and it is rated for a maximum peak reflow temperature of 260 °C per J-STD-020 MSL Level 1 - meaning no floor-life restrictions or pre-baking is required before assembly, simplifying manufacturing for TPSMA9.1HE3_A/H integration.
Does TPSMA9.1HE3_A/H support bidirectional transient suppression?
No, TPSMA9.1HE3_A/H is unidirectional only, as confirmed in the Vishay datasheet. It clamps positive transients relative to the cathode and blocks reverse voltage up to 7.78 V (VWM). For bidirectional protection, two TPSMA9.1HE3_A/H devices in series opposition or a dedicated bidirectional TVS such as SMBJ9.0CA would be required - TPSMA9.1HE3_A/H must be oriented correctly in-circuit to function as intended.
What is the maximum clamping voltage of TPSMA9.1HE3_A/H under surge conditions?
The maximum clamping voltage (VC) of TPSMA9.1HE3_A/H is 29.9 V at 50 A peak pulse current (IPPM) using the standardized 10/1000 μs waveform. This value is guaranteed across temperature and represents the upper limit of voltage seen by protected circuitry during worst-case surge events, directly informing system-level overvoltage design margins for TPSMA9.1HE3_A/H deployments.
How does the AEC-Q101 qualification impact TPSMA9.1HE3_A/H usage in automotive designs?
The AEC-Q101 qualification certifies that TPSMA9.1HE3_A/H has passed rigorous stress tests-including HTOL, temperature cycling, and ESD-required for automotive electronic components. This enables direct use in ASIL-B and lower-risk automotive subsystems without additional qualification effort, and assures long-term reliability in under-hood environments where TPSMA9.1HE3_A/H operates continuously at up to 185 °C junction temperature.
TPSMA9.1HE3_A/H Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay General Semiconductor - Diodes Division
- Package/Case:
- DO-214AC, SMA
- Series:
- PAR®
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Zener
- Unidirectional Channels:
- 1
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 7.37V
- Voltage - Breakdown (Min):
- 8.19V
- Voltage - Clamping (Max) @ Ipp:
- 13.8V
- Current - Peak Pulse (10/1000µs):
- 29A
- Power - Peak Pulse:
- 400W
- Power Line Protection:
- No
- Applications:
- -
- Capacitance @ Frequency:
- -
- Operating Temperature:
- -65°C ~ 185°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q101
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- DO-214AC (SMA)
TPSMA9.1HE3_A/H FAQ
1.How can I place an order for TPSMA9.1HE3_A/H through Aetrix?
Please submit a Request for Quotation (RFQ) for TPSMA9.1HE3_A/H on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPSMA9.1HE3_A/H reliable?
The price and inventory of TPSMA9.1HE3_A/H are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPSMA9.1HE3_A/H is usually 5 days.
3.What payment methods are accepted for TPSMA9.1HE3_A/H?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPSMA9.1HE3_A/H transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPSMA9.1HE3_A/H?
TPSMA9.1HE3_A/H orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPSMA9.1HE3_A/H order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPSMA9.1HE3_A/H?
For technical support, including TPSMA9.1HE3_A/H datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPSMA9.1HE3_A/H requirements.
6.How does Aetrix verify that TPSMA9.1HE3_A/H is sourced from the original manufacturer or authorized distributors?
All TPSMA9.1HE3_A/H products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPSMA9.1HE3_A/H meets industry standards.
7.What is the process for return or replacement of TPSMA9.1HE3_A/H?
All TPSMA9.1HE3_A/H units undergo pre-shipment inspection (PSI). If there is an issue with TPSMA9.1HE3_A/H, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPSMA9.1HE3_A/H part is unused and in its original packaging.
Return procedure for TPSMA9.1HE3_A/H:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPSMA9.1HE3_A/H Tags
-
ESD9B5.0ST5G
onsemi
-
DESD3V3E1BL-7B
Diodes Incorporated
-
ESD5Z3.3T1G
onsemi
-
D5V0H1B2LP-7B
Diodes Incorporated
-
D5V0P1B2LP-7B
Diodes Incorporated
-
DESD5V0U1BA-7
Diodes Incorporated
-
ESD5Z5.0T1G
onsemi
-
DESD5V0U1BB-7
Diodes Incorporated
-
D12V0L1B2LP-7B
Diodes Incorporated
-
PESD2V0Y1BSFYL
Nexperia USA Inc.
-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage
-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
