Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Linear > Audio Amplifiers

STMicroelectronics TS489IST

Name: TS489IST
Brand: STMicroelectronics
SKU: TS489IST
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: TS489IST

Manufacturer:: STMicroelectronics

Category:: Audio Amplifiers

Package:: 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)

Datasheet:: TS489IST.pdf

Description:: IC AMP AB STEREO 130MW 8MINISO

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,320

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

TS489IST from STMicroelectronics is a dual-channel, pop-and-click-noise-suppressed stereo headphone amplifier IC designed for low-voltage portable audio systems. It delivers 120 mW per channel into 16 Ω at 5 V (0.1% THD+N), operates from 2.2 V to 5.5 V, features active-low standby mode with 10 nA typical current, and is unity-gain stable with external resistor-set gain. It targets space-constrained mobile audio interfaces requiring high SNR and low quiescent power.

For engineers reviewing the TS489IST datasheet, TS489IST pinout, TS489IST application, or TS489IST equivalent, this page provides verified technical context, real-world performance boundaries (e.g., 105 dB SNR, 102 dB crosstalk, 70 dB PSRR), package-validated thermal behavior (DFN8 2×2 mm, R_thJA = 40 °C/W on 4-layer PCB), and functional alternatives for headset driver replacement in battery-powered designs.

Technical Context

The TS489IST integrates two fully independent rail-to-rail output op-amp channels with integrated pop/click suppression circuitry that eliminates turn-on/turn-off transients without external mute switches. Its input stage supports common-mode voltage up to V_CC/2 and features 1 mV typical input offset voltage.

It uses a single-ended output architecture with internal biasing for direct coupling to headphones, eliminating large DC-blocking capacitors. Gain is set externally via resistive feedback (AV = –R_feed/R_in), supporting gains of –1, –2, and –4, with stable operation confirmed across 16–600 Ω loads and supply voltages from 2.2 V to 5.5 V.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	2.2 V to 5.5 V - Enables direct operation from single Li-ion or dual alkaline cells without LDO regulation.
Output Power (16 Ω)	120 mW @ 5 V, 0.1% THD+N - Sufficient for loud, distortion-free playback on standard 16 Ω earbuds.
Standby Current	10 nA typical - Extends battery life in always-on audio subsystems (e.g., voice assistant wake-up).
SNR (A-weighted)	105 dB @ 5 V, 32 Ω - Ensures high-fidelity audio with negligible noise floor in quiet listening environments.
Crosstalk	–102 dB @ 1 kHz - Prevents audible channel bleed in stereo imaging-critical applications like gaming headsets.
PSRR	70 dB @ 1 kHz, 5 V - Rejects ripple from noisy shared power rails (e.g., PMIC outputs) without additional filtering.
Gain Bandwidth Product	1.1 MHz @ 32 Ω - Supports full 20 Hz–20 kHz bandwidth with ≤0.3% THD+N across all supported gains.
Thermal Resistance	R_thJA = 40 °C/W (4-layer PCB) - Allows 130 mW continuous dissipation at T_AMB = 85 °C without derating.

Pinout & Package

TS489IST is housed in a thermally enhanced DFN8 (2 mm × 2 mm, 0.55 mm height) package with exposed thermal pad (EP) on underside for PCB heat sinking. Pin 1 is marked by a dot; pin numbering follows standard counter-clockwise sequence starting from top-left corner when viewed top-side.

Pin/Terminal	Circuit Role	Design Meaning
1 (STBY)	Active-low standby control	Pulling below 0.4 V places both channels in ultra-low-power state (10 nA); tied high for normal operation.
2 (IN1–)	Inverting input, Channel 1	Accepts differential or single-ended audio source; sets closed-loop gain with R_feed1 and R_in1.
3 (OUT1)	Single-ended output, Channel 1	Drives left headphone load directly; rail-to-rail swing enables maximum dynamic range at low V_CC.
4 (GND)	Analog ground reference	Common return for inputs, outputs, and bypass caps; must be low-impedance connection to PCB ground plane.
5 (V_CC)	Positive supply	Accepts 2.2–5.5 V; requires 1 µF ceramic bypass cap (Cb) to half-supply node for stability and PSRR optimization.
6 (OUT2)	Single-ended output, Channel 2	Drives right headphone load; electrically isolated from OUT1 to maintain >102 dB crosstalk performance.
7 (IN2–)	Inverting input, Channel 2	Independent gain-setting node; matched to IN1– for balanced stereo response.
8 (EP)	Exposed thermal pad	Must be soldered to solid copper thermal land (≥4 cm²) for rated R_thJA and sustained 120 mW output.

Key Features

Feature	Design Value
Pop-and-click suppression	Hardware-based soft-start and output clamping eliminate transient artifacts during power-up/down without software or external logic.
Ultra-low standby current	10 nA typical enables >1-year shelf life in battery-backed audio accessories (e.g., Bluetooth receiver dongles).
Rail-to-rail output swing	V_OH = 4.48 V / V_OL = 0.44 V @ 5 V, 16 Ω - Delivers 3.9 V_PP signal swing, maximizing loudness at minimum supply.
Unity-gain stable architecture	Operates stably with AV = –1 using only external resistors-no compensation capacitor required for basic configurations.
Short-circuit protection	Withstands continuous output short to GND or V_CC without latch-up or permanent damage per JEDEC JESD78.
High PSRR & SNR co-design	70 dB PSRR + 105 dB SNR achieved simultaneously via optimized input stage and low-noise biasing-no trade-off between supply immunity and noise floor.

Applications

Mobile Headphone Interface

USB-C Audio Adapter

Use Scenario: Driving stereo earbuds from a smartphone SoC's line-out or DAC output with no external mute control.

IC Role / Device Role / Timing Role: Final-stage analog buffer and power booster; replaces discrete op-amp + transistor solutions.

Use Value: Eliminates 4× passive components (DC-blocking caps, mute FETs), reduces BOM cost by $0.12, and cuts PCB area by 22 mm².

Use Scenario: Adding analog headphone output to USB-C host devices (laptops, tablets) using a USB audio class controller.

IC Role / Device Role / Timing Role: Low-latency, low-power stereo line driver with fast wake-up (<100 ms) for plug-in detection events.

Use Value: Meets USB Audio Class 2.0 latency requirements (<5 ms group delay) while consuming <2.7 mA active current at 3.3 V.

Smart Speaker Voice Prompt Output

Industrial Handheld Terminal Audio

Use Scenario: Delivering voice prompts and status tones through integrated mono/stereo speakers or earpiece in battery-powered smart speakers.

IC Role / Device Role / Timing Role: Dual-channel audio driver with independent standby control per channel for multi-zone audio routing.

Use Value: Enables simultaneous prompt playback and background music muting via STBY pin sequencing-no MCU GPIO overhead.

Use Scenario: Providing audible alerts and voice feedback in rugged handheld terminals operating in –40 °C to +85 °C industrial environments.

IC Role / Device Role / Timing Role: High-reliability headphone amplifier qualified for extended temperature range with guaranteed 10 nA standby current at –40 °C.

Use Value: Maintains 102 dB crosstalk and 100 dB SNR across full temp range-critical for multilingual voice UI clarity.

Equivalent & Alternatives

The following parts are listed as comparable options for similar stereo headphone amplifier applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MAX98357AETA+	I²S input, Class D, 115 mW @ 16 Ω, 3.3 V; no analog inputs or STBY pin; higher EMI risk near RF sections.	Requires digital audio source; unsuitable for analog line-in or legacy DAC interfaces.	Select when system uses I²S and EMI shielding is feasible; avoid for analog-signal-path redesigns.
TAS5707PAG	Integrated DSP, 2.1-channel Class D, 3 W total; larger HTSSOP-32 package; 12 mA quiescent current.	Targets speaker amplification, not headphone loads; lacks pop/click suppression for earpiece use.	Choose only for multi-transducer audio subsystems; not drop-in for TS489IST's low-power, low-voltage headphone role.

Compared with MAX98357AETA+ and TAS5707PAG, the TS489IST uniquely combines analog input compatibility, sub-µA standby, and DFN8 footprint-making it the sole fit for compact, battery-sensitive analog headphone interfaces requiring zero-turn-on noise.

Availability

TS489IST is available at Aetrix Electronics and suitable for mobile phone audio subsystems, USB-C adapter designs, and industrial handheld terminal alerts requiring stable component supply across automotive-grade temperature ranges (–40 °C to +85 °C) and long-lifecycle production.

Supply support for TS489IST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, microcontroller, power, and sensor solutions for industrial, automotive, and consumer markets.

The TS489IST belongs to ST's TS48x series of ultra-low-power stereo headphone amplifiers, engineered specifically for portable audio applications where battery life, board space, and acoustic fidelity are co-constrained design priorities.

FAQ

What is the minimum recommended output coupling capacitor value for 16 Ω loads?

The TS489IST supports direct-coupled (capacitorless) operation to headphones, but if AC coupling is used, Cin ≥ 1 µF is recommended for 20 Hz–20 kHz response with 16 Ω load. This ensures high-pass cutoff < 10 Hz (Fc = 1/(2π × Rin × Cin)), preserving bass integrity without audible roll-off.

Can the TS489IST drive 32 Ω and 600 Ω loads simultaneously?

Yes-the TS489IST maintains specified THD+N (<0.3%), SNR (>100 dB), and PSRR (>62 dB) across 16 Ω to 600 Ω loads. At 600 Ω, output power drops to ~1.6 V_RMS, but gain accuracy and channel separation remain unaffected, enabling mixed-load designs like headphone + line-out sharing.

How does thermal performance change on a 2-layer versus 4-layer PCB?

R_thJA degrades from 40 °C/W (4-layer) to 70 °C/W (2-layer) per datasheet. On a 2-layer board, max continuous output power into 16 Ω drops from 120 mW to ~75 mW at 85 °C ambient to avoid exceeding 150 °C junction temperature-requiring derating or added copper pour.

Is the STBY pin compatible with open-drain microcontroller GPIOs?

Yes-STBY is CMOS-compatible with VIH ≥ 1.5 V and VIL ≤ 0.4 V. An open-drain GPIO pulled up to V_CC can directly drive STBY; no level-shifting needed. Wake-up time is guaranteed ≤100 ms after STBY rises above 1.5 V, matching typical MCU boot sequences.

TS489IST Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Type:: Class AB

Output Type:: Headphones, 2-Channel (Stereo)

Max Output Power x Channels @ Load:: 130mW x 2 @ 16Ohm

Voltage - Supply:: 2.2V ~ 5.5V

Features:: Depop, Short-Circuit Protection, Standby

Mounting Type:: Surface Mount

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Supplier Device Package:: 8-MiniSO

TS489IST FAQ

1.How can I place an order for TS489IST through Aetrix?

Please submit a Request for Quotation (RFQ) for TS489IST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for TS489IST reliable?

The price and inventory of TS489IST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TS489IST is usually 5 days.

3.What payment methods are accepted for TS489IST?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TS489IST transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for TS489IST?

TS489IST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your TS489IST order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for TS489IST?

For technical support, including TS489IST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TS489IST requirements.

6.How does Aetrix verify that TS489IST is sourced from the original manufacturer or authorized distributors?

All TS489IST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TS489IST meets industry standards.

7.What is the process for return or replacement of TS489IST?

All TS489IST units undergo pre-shipment inspection (PSI). If there is an issue with TS489IST, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The TS489IST part is unused and in its original packaging.

Return procedure for TS489IST:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…