Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Linear > Audio Amplifiers

STMicroelectronics TS4956EIKJT

Name: TS4956EIKJT
Brand: STMicroelectronics
SKU: TS4956EIKJT
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: TS4956EIKJT

Manufacturer:: STMicroelectronics

Category:: Audio Amplifiers

Package:: 18-UFBGA, FCBGA

Datasheet:: TS4956EIKJT.pdf

Description:: IC AMP AB MONO 1W 18FLIPCHIP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,095

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

TS4956EIKJT from STMicroelectronics is a stereo audio amplifier system with integrated I²C bus interface, delivering 38 mW per channel into 16 Ω at 3.3 V (1% THD+N), supporting 8 configurable output modes including BTL speaker drive, phantom-ground headphone, and mono line-out, and featuring ultra-low 0.5 µA standby current for mobile audio subsystems.

For engineers reviewing the TS4956EIKJT datasheet, TS4956EIKJT pinout, TS4956EIKJT application, or TS4956EIKJT equivalent, this device serves as a complete audio subsystem IC-enabling digital volume control (−34.5 dB to +12 dB in 1.5 dB steps), pop/click suppression, thermal shutdown, and flexible I²C-configurable routing across headphone, loudspeaker, and hands-free outputs.

Technical Context

The TS4956 implements a multi-output analog audio architecture with three independent output paths: stereo headphone (LHP+/LHP−), mono loudspeaker (SRP+/SRN−), and mono line-out (MLO), each selectable via I²C register writes to D2–D0 bits controlling eight distinct operational modes. Gain is digitally set across 32 steps (−34.5 dB to +12 dB) using 5-bit control (D7–D3).

I²C interface operates up to 400 kHz with dedicated I2CVCC supply (2.7–5.5 V), enabling independent logic-level control of the audio subsystem without tying it to main VCC; SDA/SCL pins are open-drain with external pull-ups, and grounding I2CVCC forces total standby (sub-µA current).

Key Specifications

Parameter	Value and Actual Design Meaning
Supply voltage	2.7 V to 5.5 V - supports single-cell Li-ion and dual-cell NiMH battery systems without LDO pre-regulation.
Headphone output power	32 mW/ch @ 16 Ω, 3.3 V, 1 kHz, 1% THD+N - sufficient for high-sensitivity earpieces without external boost.
BTL speaker output power	450 mW @ 8 Ω, 3.3 V, 1 kHz, 1% THD+N - drives small speakers directly in portable form factors.
Digital volume range	−34.5 dB to +12 dB in 1.5 dB steps - enables precise loudness matching across diverse transducers and user preferences.
Standby current	0.5 µA typical - extends battery life during audio idle periods in always-on mobile UIs.
I²C clock frequency	Up to 400 kHz - compatible with standard fast-mode I²C controllers in ARM Cortex-M and application processors.
THD+N (typ.)	0.5% @ 15–50 mW output - meets fidelity requirements for voice and mid-fidelity music playback.
PSRR (typ.)	77 dB @ headphone mode - rejects switching noise from shared PMIC rails without additional filtering.

Pinout & Package

TS4956EIKJT uses a lead-free flip-chip package with 18 bumps (300 µm diameter), mounted face-down on PCB with solder bumps forming direct interconnects - no wire bonds, reduced parasitics, and optimized thermal path to board copper.

Pin/Terminal	Circuit Role	Design Meaning
RIN	Stereo right input (single-ended)	Accepts baseband audio signal referenced to ground; used in modes 2, 4, 6, 7.
LIN	Stereo left input (single-ended)	Accepts baseband audio signal referenced to ground; used in modes 2, 4, 6, 7.
MIP / MIN	Mono differential input pair	Supports noise-rejecting single-ended-to-differential conversion; used in modes 1, 3, 5.
LHP+, LHP−	Stereo headphone outputs (phantom-ground)	Deliver balanced drive to 16–32 Ω headphones; internal DC-blocking eliminates need for output capacitors.
SRP+, SRN−	Stereo BTL speaker outputs	Provide 2× voltage swing into 8 Ω loads; enable 4× power vs. SE configuration without external H-bridge.
MLO	Mono line-out output	Single-ended buffered output for hands-free or auxiliary routing; supports 16–100 Ω loads.
SCL / SDA	I²C clock and data lines	Open-drain bidirectional interface; require external 10 kΩ pull-ups to I2CVCC.
I2CVCC	I²C interface supply	Independent 2.7–5.5 V rail; grounding disables I²C and forces ultra-low-power standby.
VCC / GND	Main power and ground	VCC powers analog core and outputs; dual VCC pins reduce IR drop in high-current BTL mode.
BYPASS	Half-supply reference bypass	Stabilizes internal virtual ground (PHG) node; requires 1 µF ceramic capacitor to GND.
PGH	Phantom ground output	Provides stable ½VCC reference for headphone and MLO outputs; must be decoupled externally.

Key Features

Feature	Design Value
8 programmable output modes	Selectable via 3-bit I²C register (D2–D0): includes BTL speaker, phantom-ground headphone, mono line-out, and shutdown - eliminates external mode-switching logic.
Pop-and-click suppression	Internal sequencing of bias and output stage activation reduces transient artifacts during power-up/down - no external mute circuitry required.
Thermal shutdown protection	Activates at 150 °C junction temperature and auto-recovers when cooled - prevents permanent damage during sustained high-power operation.
Digital gain control	32-step volume adjustment (−34.5 dB to +12 dB) with ±0.6 dB step accuracy - enables consistent loudness calibration across production units.
Input impedance	60 kΩ (RIN/LIN), 48 kΩ (MIP–MIN differential) - minimizes loading on preceding DAC or codec output stages.
Power supply rejection	77 dB PSRR in headphone mode - maintains SNR when sharing noisy system rails with RF or processor domains.

Applications

Smartphone Audio Subsystem

Tablet Media Playback

Use Scenario: Dual-path audio routing in compact smartphones supporting simultaneous headset playback and loudspeaker notification.

IC Role / Device Role / Timing Role: Audio subsystem controller managing headphone (LHP+/LHP−), speaker (SRP+/SRN−), and hands-free (MLO) outputs via I²C commands from AP.

Use Value: Eliminates discrete op-amps and switches; 0.5 µA standby cuts background audio power by >95% versus legacy Class-AB solutions.

Use Scenario: High-SNR media playback in 7–10 inch tablets with stereo speakers and optional 3.5 mm jack.

IC Role / Device Role / Timing Role: Integrated amplifier delivering 450 mW BTL speaker drive and 32 mW headphone output from single 3.3 V rail.

Use Value: 93 dB A-weighted SNR and 77 dB PSRR ensure clean audio even with shared PMIC and display power supplies.

Portable VoIP Handset

Wireless Headset Base Station

Use Scenario: Full-duplex voice communication device requiring low-latency analog audio path and hands-free line-out.

IC Role / Device Role / Timing Role: Mono line-out (MLO) feeds analog audio to codec ADC; phantom-ground headphone outputs support local monitoring.

Use Value: 8 output modes allow runtime reconfiguration between handset, speakerphone, and headset roles without hardware change.

Use Scenario: Charging dock/base station that powers and routes audio to Bluetooth headset while providing local speaker feedback.

IC Role / Device Role / Timing Role: Simultaneous BTL speaker drive (mode 1/2) and stereo headphone output (mode 3/4) controlled over I²C from host MCU.

Use Value: Single-chip solution replaces two amplifiers and I²C GPIO expander; 1.5 dB volume steps enable precise acoustic echo cancellation tuning.

Equivalent & Alternatives

The following parts are listed as comparable options for similar stereo audio amplifier applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MAX98357AETE+T	I²S input only; no analog inputs or headphone outputs; fixed 12 dB gain; Class D efficiency >90%.	Requires external DAC; unsuitable for analog-source devices or headphone drive.	Choose for battery-constrained I²S-based designs needing >1 W speaker output and minimal PCB area.
TAS5707PAPR	32-bit I²S/PDM input; 2×10 W Class D; no analog inputs or headphone outputs; integrated DSP.	Designed for HDMI/AVR audio processing; lacks mono line-out and phantom-ground headphone capability.	Choose for multi-channel home audio SoCs where DSP features and higher power outweigh analog flexibility.

Compared with TS4956EIKJT, MAX98357A and TAS5707 offer higher efficiency and power but sacrifice analog input support, headphone drive, and I²C-configurable output routing - making TS4956 uniquely suited for mixed-signal portable audio with dynamic output path selection.

Availability

TS4956EIKJT is available at Aetrix Electronics and suitable for smartphone audio subsystems, tablet media playback, portable VoIP handsets, and wireless headset base stations requiring stable component supply and long-lifecycle support.

Supply support for TS4956EIKJT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, analog ICs, MEMS, and power management solutions for automotive, industrial, and consumer markets.

The TS4956 belongs to ST's low-voltage audio amplifier product line, engineered specifically for space-constrained portable electronics requiring flexible analog output routing, ultra-low standby power, and I²C-based system integration.

FAQ

What output configurations does the TS4956EIKJT support?

The TS4956EIKJT supports eight I²C-selectable output modes: BTL speaker drive (modes 1, 2, 7), phantom-ground stereo headphone (modes 3, 4), mono line-out (modes 5, 6), and full shutdown (mode 0). Each mode configures internal amplifier routing, gain, and output topology without external components.

How does the I2CVCC pin affect system power management?

Connecting I2CVCC to ground places the TS4956EIKJT into total standby mode with 0.5 µA current draw, disabling I²C communication and all analog outputs. When tied to 2.7–5.5 V, the I²C interface activates and allows full register control - enabling independent power gating of audio functions without resetting the main VCC rail.

Can the TS4956EIKJT drive both headphones and speakers simultaneously?

No - the TS4956EIKJT operates in one output mode at a time, selected via I²C register D2–D0. It cannot concurrently drive headphone and speaker outputs; however, rapid mode switching (<100 ms wake-up time) allows software-controlled context switching between use cases like call audio (headphone) and alert playback (speaker).

What is the purpose of the BYPASS and PGH pins?

BYPASS accepts a 1 µF capacitor to stabilize the internal phantom ground (PGH) node, which serves as the DC reference for headphone and line-out outputs. PGH provides this half-supply voltage externally, enabling capacitor-less coupling and reducing BOM count - critical for thin mobile PCBs where space is constrained.

TS4956EIKJT Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 18-UFBGA, FCBGA

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Type:: Class AB

Output Type:: 1-Channel (Mono) with Mono and Stereo Headphones

Max Output Power x Channels @ Load:: 1W x 1 @ 8Ohm; 43mW x 2 @ 32Ohm

Voltage - Supply:: 2.7V ~ 5.5V

Features:: Depop, Differential Inputs, I2C, Shutdown, Standby, Thermal Protection, Volume Control

Mounting Type:: Surface Mount

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Supplier Device Package:: 18-FlipChip

TS4956EIKJT FAQ

1.How can I place an order for TS4956EIKJT through Aetrix?

Please submit a Request for Quotation (RFQ) for TS4956EIKJT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for TS4956EIKJT reliable?

The price and inventory of TS4956EIKJT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TS4956EIKJT is usually 5 days.

3.What payment methods are accepted for TS4956EIKJT?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TS4956EIKJT transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for TS4956EIKJT?

TS4956EIKJT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your TS4956EIKJT order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for TS4956EIKJT?

For technical support, including TS4956EIKJT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TS4956EIKJT requirements.

6.How does Aetrix verify that TS4956EIKJT is sourced from the original manufacturer or authorized distributors?

All TS4956EIKJT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TS4956EIKJT meets industry standards.

7.What is the process for return or replacement of TS4956EIKJT?

All TS4956EIKJT units undergo pre-shipment inspection (PSI). If there is an issue with TS4956EIKJT, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The TS4956EIKJT part is unused and in its original packaging.

Return procedure for TS4956EIKJT:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…