My Inquiry
My Account
Taiwan Semiconductor Corporation TSD2GAL
- Part No.:
- TSD2GAL
- Manufacturer:
- Taiwan Semiconductor Corporation
- Category:
- Single Diodes
- Package:
- DO-221AC, SMA Flat Leads
- Datasheet:
-
TSD2GAL.pdf
- Description:
- 2A, 400V, STANDARD RECOVERY RECT
- Quantity:
- Payment:
- Shipping:
Inventory:27,950
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TSD2GAL from Taiwan Semiconductor is a 2 A, 400 V glass-passivated ESD-hardened general-purpose rectifier in Thin SMA package, featuring 0.94 V forward voltage at 2 A/25°C, 40 A surge current capability, and ≥8 kV HBM ESD rating per AEC-Q101-001 Class H3B - used for polarity protection in DC power inputs of industrial control modules.
For engineers reviewing the TSD2GAL datasheet, TSD2GAL pinout, TSD2GAL application, or TSD2GAL equivalent, key selection criteria include its 400 V repetitive peak reverse voltage, 15 °C/W junction-to-lead thermal resistance, 15 pF junction capacitance at 4 V, and compliance with JESD201 Class 2 whisker testing and RoHS/Halogen-free requirements.
Technical Context
This single-die silicon rectifier uses a glass-passivated PN junction to achieve stable reverse blocking and low conduction loss across -40°C to +175°C operating range. Its Thin SMA package (JEDEC DO-221AC) enables high-density automated placement while maintaining 75 °C/W junction-to-ambient thermal resistance on standard 5 mm × 5 mm copper pads.
The device meets AEC-Q101 stress test requirements for automotive-grade reliability, including ≥8 kV human-body-model ESD immunity and moisture sensitivity level 1 (MSL-1), making it suitable for board-level integration without baking prior to reflow.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VRRM | 400 V - maximum repetitive reverse voltage before breakdown; defines safe DC input voltage ceiling in polarity protection circuits |
| IF | 2 A continuous - rated average forward current; supports sustained 24 V/2 A power rail conditioning |
| VF @ 2A/25°C | 0.94 V max - low conduction loss reduces power dissipation to ≤1.88 W at full load |
| IFSM | 40 A (8.3 ms) - surge withstand capability for inrush current suppression during hot-plug events |
| RθJL | 15 °C/W - enables efficient heat transfer to PCB leads; allows >1.5 W power dissipation with <25°C rise above lead temperature |
| CJ @ 4V | 15 pF - low junction capacitance minimizes high-frequency switching noise in DC-DC front-end stages |
| ESD Rating | ≥8 kV HBM (AEC-Q101-001 Class H3B) - ensures robustness against handling-induced static discharge in assembly lines |
Pinout & Package
Thin SMA package (JEDEC DO-221AC variant), surface-mount, cathode-indicated by band. Dimensions: 4.40 × 2.70 × 1.45 mm (L × W × H); matte tin-plated leads; weight ≈ 0.030 g.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Anode | Forward current entry point | Connected to input-side of protected circuit; must be routed with adequate current-carrying trace width (≥0.5 mm) |
| Cathode | Forward current exit / reverse-blocking terminal | Marked by visible band; ties to system ground or load return; determines polarity protection direction |
Key Features
| Feature | Design Value |
|---|---|
| ESD-hardened junction | ≥8 kV HBM per AEC-Q101-001 Class H3B - eliminates need for external TVS in cost-sensitive DC input stages |
| Glass passivation | Hermetic chip encapsulation - prevents humidity-induced leakage drift and extends field life in humid environments |
| Low VF at high temperature | 0.83 V @ 2 A/125°C - maintains efficiency in thermally constrained enclosures without derating |
| MSL-1 rating | Unlimited floor life at ≤30°C/60% RH - supports just-in-time SMT assembly without dry-pack or baking |
| Halogen-free & RoHS | Compliant with IEC 61249-2-21 and EU Directive 2011/65/EU - meets environmental compliance for global OEM shipments |
Applications
| DC Power Input Polarity Protection | Industrial Sensor Module Protection |
|---|---|
Use Scenario: Reverse-voltage protection on 12–24 V DC inputs of programmable logic controllers (PLCs). IC Role / Device Role / Timing Role: Unidirectional current valve preventing damage from miswired power connectors. Use Value: 400 V VRRM headroom accommodates transient spikes up to 30% above nominal rail; 0.94 V VF limits insertion loss to <4% at 2 A. | Use Scenario: Polarity safeguard in 5 V–24 V analog sensor nodes deployed in factory-floor cabinets. IC Role / Device Role / Timing Role: Standalone discrete rectifier placed inline with power feed to op-amp signal conditioning stage. Use Value: MSL-1 and JESD201 Class 2 whisker compliance ensure long-term solder joint integrity under thermal cycling. |
| Automotive Body Control Module (BCM) Subsystem | IoT Gateway DC Power Conditioning |
Use Scenario: Reverse-battery protection in 12 V subsystems such as door module ECUs. IC Role / Device Role / Timing Role: Primary polarity guard upstream of LDO regulators and CAN transceivers. Use Value: AEC-Q101 qualification and 175°C TJ(max) support operation in engine-compartment-proximate locations. | Use Scenario: Input-stage rectification in battery-backed smart meter power supplies. IC Role / Device Role / Timing Role: Single-diode solution replacing Schottky for improved reverse leakage performance at elevated ambient temperatures. Use Value: 1 µA IR max @ 25°C and 5 µA @ 125°C enable >10-year shelf-life in always-on battery systems. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar rectifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ON Semi MUR220 | 2 A, 200 V VRRM; TO-220AC package; VF = 0.92 V @ 2 A; no AEC-Q101 rating | Limited to lower-voltage AC/DC outputs; requires heatsink for >1 A continuous use | Select when higher surge rating (60 A IFSM) and through-hole mounting are preferred over surface-mount density |
| Vishay VS-2EYH04-M3 | 2 A, 400 V VRRM; SMA package; VF = 0.98 V @ 2 A; 10 kV ESD (IEC 61000-4-2 contact mode) | Higher VF increases conduction loss; superior air-discharge ESD but lacks AEC-Q101 documentation | Choose when IEC-level ESD robustness is prioritized over automotive qualification evidence |
Compared with MUR220 and VS-2EYH04-M3, TSD2GAL uniquely combines AEC-Q101 Class H3B qualification, MSL-1 handling, and Thin SMA footprint - enabling drop-in replacement in space-constrained, automotive-qualified, and high-reliability industrial designs without layout revision.
Availability
TSD2GAL is available at Aetrix Electronics and suitable for industrial control panels, automotive body electronics, and IoT gateway power inputs requiring stable component supply, long-lifecycle availability, and consistent parametric performance across production batches.
Supply support for TSD2GAL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Taiwan Semiconductor Corporation (TSC) is a vertically integrated analog and discrete semiconductor manufacturer headquartered in Hsinchu, Taiwan, serving industrial, automotive, and consumer markets since 1979.
The TSD2xAL series was designed specifically for high-reliability, surface-mount rectification in space-constrained DC power interfaces where ESD resilience, thermal stability, and long-term moisture resistance are critical.
FAQ
What is the maximum junction temperature rating for TSD2GAL?
The TSD2GAL has a maximum junction temperature (TJ) rating of +175°C, verified per absolute maximum ratings table. This allows reliable operation in high-ambient environments such as enclosed industrial drives or under-hood automotive modules. The 175°C TJ(max) is supported by its 15 °C/W RθJL and glass-passivated die construction, ensuring thermal stability beyond typical commercial-grade diodes.
Does TSD2GAL meet automotive qualification standards?
Yes, TSD2GAL is qualified to AEC-Q101-001 Class H3B for human-body-model ESD (≥8 kV), and its packaging meets JESD201 Class 2 whisker resistance and MSL-1 handling requirements. While not fully AEC-Q101 certified as a complete device, its stress-test compliance covers core reliability parameters required for automotive body electronics applications.
What is the forward voltage drop of TSD2GAL at full rated current?
The TSD2GAL exhibits a maximum forward voltage drop of 0.94 V at 2 A and 25°C, and 0.83 V at 2 A and 125°C. These values are measured under pulsed conditions (PW = 0.3 ms) and reflect actual conduction loss in real-world thermal environments, enabling accurate power dissipation calculations for thermal design.
Is TSD2GAL compatible with lead-free reflow soldering processes?
Yes, TSD2GAL features matte tin-plated leads compliant with J-STD-002 and rated for standard lead-free reflow profiles (peak temperature ≤260°C). Its MSL-1 rating confirms unlimited floor life at ≤30°C/60% RH, eliminating pre-bake requirements and supporting high-yield automated assembly in modern SMT lines.
How does the Thin SMA package of TSD2GAL differ from standard SMA?
The Thin SMA package of TSD2GAL (JEDEC DO-221AC) has a reduced height of 1.45 mm versus 2.1–2.3 mm for standard SMA, enabling tighter stacking clearance in ultra-thin electronics. Its 4.40 × 2.70 mm footprint remains identical, ensuring compatibility with existing SMA land patterns while improving thermal performance via optimized leadframe geometry.
TSD2GAL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Taiwan Semiconductor Corporation
- Series:
- -
- Package/Case:
- DO-221AC, SMA Flat Leads
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Standard
- Voltage - DC Reverse (Vr) (Max):
- 400 V
- Current - Average Rectified (Io):
- 2A
- Voltage - Forward (Vf) (Max) @ If:
- 1.1 V @ 2 A
- Speed:
- Standard Recovery >500ns, > 200mA (Io)
- Reverse Recovery Time (trr):
- -
- Current - Reverse Leakage @ Vr:
- 1 µA @ 400 V
- Capacitance @ Vr, F:
- 15pF @ 4V, 1MHz
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- Thin SMA
- Operating Temperature - Junction:
- -40°C ~ 175°C
TSD2GAL FAQ
1.How can I place an order for TSD2GAL through Aetrix?
Please submit a Request for Quotation (RFQ) for TSD2GAL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TSD2GAL reliable?
The price and inventory of TSD2GAL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TSD2GAL is usually 5 days.
3.What payment methods are accepted for TSD2GAL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TSD2GAL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TSD2GAL?
TSD2GAL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TSD2GAL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TSD2GAL?
For technical support, including TSD2GAL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TSD2GAL requirements.
6.How does Aetrix verify that TSD2GAL is sourced from the original manufacturer or authorized distributors?
All TSD2GAL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TSD2GAL meets industry standards.
7.What is the process for return or replacement of TSD2GAL?
All TSD2GAL units undergo pre-shipment inspection (PSI). If there is an issue with TSD2GAL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TSD2GAL part is unused and in its original packaging.
Return procedure for TSD2GAL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TSD2GAL Tags
-
1N4448X-TP
Micro Commercial Co
-
1N4148WX-TP
Micro Commercial Co
-
1N4148TR
onsemi
-
MMSD4148T1G
onsemi
-
MMBD914LT3G
onsemi
-
BAS16HT1G
onsemi
-
1N914BWT
onsemi
-
BAS21LT1G
onsemi
-
LL4148
onsemi
-
BAS16LT1G
onsemi
-
MMSD914T1G
onsemi
-
BAV21W-7-F
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
