My Inquiry
My Account
Taiwan Semiconductor Corporation TSD3GAL
- Part No.:
- TSD3GAL
- Manufacturer:
- Taiwan Semiconductor Corporation
- Category:
- Single Diodes
- Package:
- DO-221AC, SMA Flat Leads
- Datasheet:
-
TSD3GAL.pdf
- Description:
- 3A, 400V, STANDARD RECOVERY RECT
- Quantity:
- Payment:
- Shipping:
Inventory:28,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TSD3GAL from Taiwan Semiconductor is a 3A, 400V glass-passivated ESD-hardened rectifier diode in Thin SMA package, featuring 8kV HBM and ≥15kV air-discharge ESD immunity, 0.96V max forward voltage at 3A/25°C, and 175°C maximum junction temperature-used for polarity protection in industrial power supplies and DC input stages.
For engineers reviewing the TSD3GAL datasheet, TSD3GAL pinout, TSD3GAL application, or TSD3GAL equivalent, key selection criteria include its 400V VRRM, 50A IFSM, 15°C/W RθJL, J-STD-020 Level 1 moisture sensitivity, and cathode-band polarity marking on the Thin SMA body.
Technical Context
The TSD3GAL is a single-die, standard recovery rectifier optimized for general-purpose AC/DC front-end and reverse-polarity protection. Its glass-passivated junction ensures stable leakage performance up to 125°C (IR ≤ 6 µA), while the Thin SMA package enables high-density automated placement with JESD201 Class 2 whisker resistance and UL 94V-0 molding compound.
Thermal design relies on low RθJL = 15°C/W (measured on 5mm × 5mm Cu pad), supporting sustained 3A conduction without forced cooling. ESD robustness meets AEC-Q101-001 H3B (≥8kV HBM) and IEC 61000-4-2 (≥15kV air discharge), making it suitable for environments with frequent handling or electrostatic exposure.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VRRM | 400 V - Maximum repetitive reverse voltage before breakdown; defines safe operating limit in 320VAC-derived DC rails |
| IF | 3 A - Continuous forward current rating; supports 24–48V system inputs with margin at 175°C junction |
| IFSM | 50 A - Non-repetitive surge current (8.3ms); handles inrush from capacitive loads or hot-plug events |
| VF @ 3A, 25°C | 0.96 V max - Low conduction loss reduces heat generation and improves efficiency in compact layouts |
| RθJL | 15 °C/W - Junction-to-lead thermal resistance; enables direct PCB copper pad heat sinking without heatsink |
| ESD HBM | ≥8 kV - Human Body Model rating per AEC-Q101-001 H3B; eliminates need for external ESD protection in assembly |
| CJ | 18 pF @ 4V - Junction capacitance limits high-frequency noise coupling in switching node applications |
Pinout & Package
Package: Thin SMA (JEDEC DO-221AC variation), surface-mount, cathode indicated by band. Dimensions: 4.40 × 2.70 × 1.45 mm (L × W × H), matte tin-plated leads, weight ≈ 0.030 g.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Anode | Forward current entry point | Connected to input/source side; must withstand full surge current and reverse blocking stress |
| Cathode | Forward current exit / reverse blocking terminal | Marked by visible band; ties to load/ground side; carries full forward drop and reverse leakage |
Key Features
| Feature | Design Value |
|---|---|
| ESD immunity ≥8kV HBM | Eliminates need for downstream TVS or RC snubbers in handling-sensitive production lines |
| Glass-passivated junction | Ensures stable IR ≤ 1 µA at 25°C and ≤ 6 µA at 125°C-critical for low-power standby circuits |
| Thin SMA package | Enables 0.9 mm profile height and 5 mm² footprint-ideal for space-constrained industrial modules |
| J-STD-020 Level 1 MSL | Zero bake requirement before reflow; supports standard SMT assembly without moisture preconditioning |
| UL 94V-0 molding compound | Meets flammability safety requirements for enclosed power adapters and DIN-rail mounted equipment |
Applications
| Industrial Power Input Protection | Automotive Body Control Module (BCM) Input Stage |
|---|---|
Use Scenario: Reverse-polarity protection on 24V DC input of programmable logic controllers and motor drives. IC Role / Device Role / Timing Role: Discrete rectifier diode providing unidirectional current path and blocking reverse connection damage. Use Value: Withstands 50A surges and operates up to 175°C ambient-enables fanless enclosure designs in harsh environments. | Use Scenario: Polarity safeguard on battery-fed BCM power rail subject to jump-start transients. IC Role / Device Role / Timing Role: Single-diode front-end protector placed between connector and main regulator IC. Use Value: ≥15kV air-discharge ESD rating prevents field failures during service bay handling or roadside repairs. |
| Consumer AC/DC Adapter Secondary Side | Telecom Remote Radio Unit (RRU) DC Feed |
Use Scenario: Output rectification in compact 12V/3A wall adapters with tight thermal budgets. IC Role / Device Role / Timing Role: Standard recovery rectifier converting transformer secondary AC to regulated DC output. Use Value: 0.96V VF max at 3A minimizes conduction loss and allows use of smaller heatsinks or no heatsink. | Use Scenario: DC input protection for outdoor RRUs powered via 48V PoE-like feed over long cables. IC Role / Device Role / Timing Role: Polarity enforcement device upstream of DC-DC converters and RF amplifiers. Use Value: Glass passivation and 175°C TJMAX ensure reliability under solar-heated enclosures and wide ambient swings. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar rectifier diode applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ON Semi MUR340 | 400V VRRM, 3A IF, but only 35A IFSM; no AEC-Q101 ESD rating specified | Lacks certified ≥8kV HBM; requires external ESD protection in automotive or portable systems | Prefer TSD3GAL where ESD robustness or high-surge capability is required |
| Vishay ES3D | Same Thin SMA package and 400V rating, but 1.25V VF max at 3A; lower ESD immunity (not rated to AEC-Q101) | Higher conduction loss increases thermal stress; unsuitable for high-temperature or high-efficiency designs | Choose TSD3GAL when low VF and guaranteed ESD performance are critical |
Compared with MUR340 and ES3D, the TSD3GAL delivers superior surge tolerance (50A vs. ≤35A), lower forward drop (0.96V vs. ≥1.25V), and factory-certified AEC-Q101 ESD compliance-making it the preferred choice for thermally constrained, high-reliability, or automotive-adjacent applications.
Availability
TSD3GAL is available at Aetrix Electronics and suitable for industrial power input protection, automotive BCM input stages, and consumer AC/DC adapter secondary-side rectification requiring stable component supply and long-term lifecycle support.
Supply support for TSD3GAL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Taiwan Semiconductor Corporation (TSC) is a vertically integrated analog and discrete semiconductor manufacturer headquartered in Hsinchu, Taiwan, serving industrial, computing, and automotive markets since 1979.
The TSD3xAL series was designed specifically for high-reliability polarity protection and general-purpose rectification in space- and thermal-constrained applications-emphasizing ESD hardness, low-profile packaging, and extended temperature operation.
FAQ
What is the maximum junction temperature rating for the TSD3GAL?
The TSD3GAL has a maximum junction temperature (TJMAX) of +175°C, enabling reliable operation in high-ambient environments such as enclosed industrial power supplies or under-hood automotive modules. This rating is validated across the full VRRM and IF range, and the device maintains specified leakage (IR ≤ 6 µA) up to this temperature. Thermal design should reference RθJL = 15°C/W on a 5mm × 5mm Cu pad.
Does the TSD3GAL meet automotive qualification standards?
Yes, the TSD3GAL is qualified per AEC-Q101-001 for Human Body Model ESD (H3B class, ≥8kV), and its construction-including glass-passivated junction, JESD201 Class 2 whisker resistance, and UL 94V-0 molding-supports automotive body electronics applications. While not a full AEC-Q101 full-suite part, its certified ESD performance and thermal robustness make it suitable for BCM, lighting, and accessory modules.
What does the marking code 'D3GAL' indicate on the TSD3GAL device?
The marking code 'D3GAL' laser-etched on the TSD3GAL case identifies the specific variant within the TSD3xAL family: 'G' denotes the 400V VRRM rating (vs. 'J' for 600V in TSD3JAL), and 'AL' indicates the Thin SMA package with matte tin plating. This code is used for traceability, reel labeling, and automated optical inspection during SMT assembly.
Can the TSD3GAL replace the TSD3JAL in a 400V design?
No-the TSD3JAL is rated for 600V VRRM, while the TSD3GAL is rated for 400V. Substituting TSD3GAL into a circuit designed for 600V reverse blocking risks premature breakdown under transient overvoltage. However, in a verified 400V or lower system, TSD3GAL is the correct and optimized choice due to its tighter VF spec and identical thermal/ESD performance.
Is the TSD3GAL compatible with lead-free reflow profiles?
Yes, the TSD3GAL uses matte tin-plated leads compliant with J-STD-002 and is rated for lead-free reflow per JEDEC J-STD-020 Level 1 (MSL-1), meaning it can withstand peak temperatures up to 260°C with zero floor life limitation. No baking or special handling is required prior to SMT assembly, simplifying manufacturing flow.
TSD3GAL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Taiwan Semiconductor Corporation
- Series:
- -
- Package/Case:
- DO-221AC, SMA Flat Leads
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Standard
- Voltage - DC Reverse (Vr) (Max):
- 400 V
- Current - Average Rectified (Io):
- 3A
- Voltage - Forward (Vf) (Max) @ If:
- 1.1 V @ 3 A
- Speed:
- Standard Recovery >500ns, > 200mA (Io)
- Reverse Recovery Time (trr):
- -
- Current - Reverse Leakage @ Vr:
- 1 µA @ 400 V
- Capacitance @ Vr, F:
- 18pF @ 4V, 1MHz
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- Thin SMA
- Operating Temperature - Junction:
- -40°C ~ 175°C
TSD3GAL FAQ
1.How can I place an order for TSD3GAL through Aetrix?
Please submit a Request for Quotation (RFQ) for TSD3GAL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TSD3GAL reliable?
The price and inventory of TSD3GAL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TSD3GAL is usually 5 days.
3.What payment methods are accepted for TSD3GAL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TSD3GAL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TSD3GAL?
TSD3GAL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TSD3GAL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TSD3GAL?
For technical support, including TSD3GAL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TSD3GAL requirements.
6.How does Aetrix verify that TSD3GAL is sourced from the original manufacturer or authorized distributors?
All TSD3GAL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TSD3GAL meets industry standards.
7.What is the process for return or replacement of TSD3GAL?
All TSD3GAL units undergo pre-shipment inspection (PSI). If there is an issue with TSD3GAL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TSD3GAL part is unused and in its original packaging.
Return procedure for TSD3GAL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TSD3GAL Tags
-
1N4448X-TP
Micro Commercial Co
-
1N4148WX-TP
Micro Commercial Co
-
1N4148TR
onsemi
-
MMSD4148T1G
onsemi
-
MMBD914LT3G
onsemi
-
BAS16HT1G
onsemi
-
1N914BWT
onsemi
-
BAS21LT1G
onsemi
-
LL4148
onsemi
-
BAS16LT1G
onsemi
-
MMSD914T1G
onsemi
-
BAV21W-7-F
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
