Taiwan Semiconductor Corporation TSS40U RGG
- Part No.:
- TSS40U RGG
- Manufacturer:
- Taiwan Semiconductor Corporation
- Category:
- Single Diodes
- Package:
- 0201 (0603 Metric)
- Datasheet:
-
TSS40U RGG.pdf
- Description:
- DIODE SCHOTTKY 40V 200MA 0603
- Quantity:
- Payment:

- Shipping:

Inventory:2,355
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TSS40U RGG from Taiwan Semiconductor is a surface-mount Schottky barrier diode in 0603 package, rated for 600 V repetitive peak reverse voltage, 40 mA average forward current, and 0.38 V typical forward voltage at 40 mA. It features low capacitance (1.0 pF at 0 V), low leakage (0.2 μA at 200 V), and operates from –65°C to +125°C junction temperature - used in high-frequency snubbers and ESD-protected signal line clamping.
For engineers reviewing the TSS40U RGG datasheet, TSS40U RGG pinout, TSS40U RGG application, or TSS40U RGG equivalent, key selection criteria include its 0603 leadless footprint, gold-plated terminals per MIL-STD-750 method 2026, cathode band polarity marking, halogen-free construction per IEC 61249-2-21, and green compound compliance with RoHS 2011/65/EU.
Technical Context
The TSS40U RGG implements a planar Schottky barrier structure optimized for fast switching and low forward conduction loss in space-constrained DC bias and transient suppression circuits. Its 600 V VRRM rating enables use in 400 V AC rectification-derived rails and flyback clamp networks.
Thermal performance is defined by a 150°C maximum junction temperature and –65°C to +125°C storage range, with mechanical robustness ensured by 3 mg mass and gold-plated solderable terminations. Capacitance remains stable below 1.0 pF up to 30 V reverse bias, supporting RF-coupled protection applications.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VRRM | 600 V - supports input rectification and transient clamping in 400 V AC-derived power supplies |
| IO | 40 mA average - suitable for low-power signal path protection and bias network clamping |
| VF @ 40 mA | 0.38 V typical - minimizes forward conduction loss in battery-sensitive or low-voltage logic interfaces |
| CJ @ 0 V | 1.0 pF - preserves signal integrity in >100 MHz data lines and RF detector circuits |
| IR @ 200 V | 0.2 μA max - ensures minimal leakage in high-impedance sensor biasing and sample-hold nodes |
| Package | 0603 (1.6 × 0.8 × 0.75 mm) - enables placement on dense PCBs with standard SMT reflow profiles |
| Polarity | Cathode band marked - unambiguous orientation for automated optical inspection and assembly |
Pinout & Package
Package: 0603 surface-mount, leadless, gold-plated terminals, cathode band marking, 3 mg mass, halogen-free green compound.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Anode | Forward current entry point | Connected to lower-potential node in clamping or rectification path; no internal series resistance added |
| Cathode | Forward current exit / reverse blocking terminal | Marked by visible band; ties to reference rail or protected signal line; withstands 600 V reverse stress |
Key Features
| Feature | Design Value |
|---|---|
| Low forward voltage drop | 0.38 V typical at 40 mA - reduces power dissipation and self-heating in thermally isolated layouts |
| Extremely thin 0603 package | 0.70–0.85 mm height - fits under low-profile shields and in stacked flex-rigid assemblies |
| Low junction capacitance | 1.0 pF at 0 V - avoids signal distortion in USB 2.0, CAN FD, and LVDS receiver protection |
| Halogen-free construction | Complies with IEC 61249-2-21 - meets environmental requirements for industrial and automotive control modules |
| Gold-plated terminations | Solderable per MIL-STD-750, method 2026 - ensures reliable wetting and intermetallic formation with Pb-free SAC305 paste |
Applications
| USB Data Line Protection | Automotive Sensor Bias Clamping |
|---|---|
Use Scenario: Protecting D+ and D− lines against ESD and cable-induced transients in portable USB peripherals. IC Role / Device Role / Timing Role: Bidirectional transient voltage suppressor placed between connector and PHY IC. Use Value: 1.0 pF capacitance prevents signal rise-time degradation; 0.38 V VF avoids DC offset in differential receivers. | Use Scenario: Clamping bias voltage on analog output sensors (e.g., pressure, temperature) in engine control units. IC Role / Device Role / Timing Role: Reverse-biased shunt clamp limiting excursion beyond supply rails during load dump events. Use Value: 600 V VRRM withstands ISO 7637-2 Pulse 5a; low leakage preserves sensor accuracy over temperature. |
| High-Frequency Snubber Network | Low-Power Logic-Level Clamp |
Use Scenario: Dampening ringing in flyback transformer secondary windings of compact AC/DC adapters. IC Role / Device Role / Timing Role: Fast-recovery snubber diode absorbing leakage inductance energy during MOSFET turn-off. Use Value: 0.38 V VF minimizes conduction loss; 1.0 pF CJ avoids resonance shift above 100 MHz. | Use Scenario: Preventing negative voltage excursions on GPIO pins of microcontrollers interfacing with inductive loads. IC Role / Device Role / Timing Role: Anode-to-ground clamp limiting pin voltage to –0.38 V during inductive kickback. Use Value: 40 mA IO handles typical GPIO sink current; 0603 size allows placement adjacent to IC pads. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar Schottky diode applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SBAT54LT1G | 40 V VRRM, 200 mA IO, 0.32 V VF, SOT-23 package | Lower voltage rating; higher current capacity; larger footprint | Select when higher surge current handling is required and board space permits SOT-23 |
| ESD5Z3.3T5G | 3.3 V working voltage, 12 A peak pulse current, 0.5 pF CJ, SOD-523 | ESD-specific TVS design; not rated for continuous forward conduction | Choose only for pure ESD protection; not suitable for DC bias clamping or rectification |
Compared with SBAT54LT1G and ESD5Z3.3T5G, the TSS40U RGG uniquely balances 600 V standoff, 0.38 V forward drop, and 0603 form factor - making it the only option among the three qualified for high-voltage, low-capacitance, space-constrained clamping where continuous forward conduction occurs.
Availability
TSS40U RGG is available at Aetrix Electronics and suitable for USB interface protection, automotive sensor bias clamping, high-frequency snubber networks, and low-power logic-level clamp circuits requiring stable component supply across production lifecycles.
Supply support for TSS40U RGG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Taiwan Semiconductor is a vertically integrated analog and discrete semiconductor manufacturer headquartered in Hsinchu, specializing in high-reliability rectifiers, TVS devices, and Schottky diodes for industrial and automotive markets.
The TSS40U RGG belongs to Taiwan Semiconductor's Small Signal Product line, engineered for precision clamping and ultra-low-capacitance protection in miniaturized power and signal conditioning circuits.
FAQ
What is the maximum junction temperature rating for the TSS40U RGG?
The TSS40U RGG has a maximum junction temperature (TJ) of +150°C, verified per datasheet Version C1601. This rating allows operation in under-hood automotive environments and enclosed industrial enclosures without derating up to ambient temperatures of +125°C, provided thermal resistance to PCB is maintained below 200°C/W.
Does the TSS40U RGG meet RoHS and halogen-free standards?
Yes, the TSS40U RGG complies with RoHS Directive 2011/65/EU and WEEE 2002/96/EC, and is halogen-free per IEC 61249-2-21. Its green compound packaging and gold-plated terminals satisfy both environmental and solderability requirements for lead-free manufacturing processes.
What is the reverse recovery time (trr) specification for the TSS40U RGG?
The TSS40U RGG does not specify reverse recovery time (trr) because it is a Schottky barrier diode - a majority-carrier device with inherently negligible minority-carrier storage delay. Its switching behavior is governed by junction capacitance and series resistance, not trr-limited recovery.
Can the TSS40U RGG be used in place of a standard 1N4148 in signal clamping?
No - the TSS40U RGG is not a direct replacement for the 1N4148. While both are small-signal diodes, the TSS40U RGG offers 600 V VRRM and 0.38 V VF but lacks the 1N4148's specified trr < 4 ns and 100 mA IFSM. Use TSS40U RGG where high-voltage clamping and low capacitance are critical, not general-purpose switching.
What does the 'RGG' suffix indicate in TSS40U RGG?
The 'RGG' suffix in TSS40U RGG denotes the packing configuration and material: 'RG' indicates the 0603 package with green compound, and the final 'G' specifies 4,000 units per 7-inch reel. This matches Taiwan Semiconductor's ordering code per Version C1601 documentation.
TSS40U RGG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Taiwan Semiconductor Corporation
- Series:
- -
- Package/Case:
- 0201 (0603 Metric)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Not For New Designs
- Technology:
- Schottky
- Voltage - DC Reverse (Vr) (Max):
- 40 V
- Current - Average Rectified (Io):
- 200mA
- Voltage - Forward (Vf) (Max) @ If:
- 1 V @ 40 mA
- Speed:
- Small Signal =< 200mA (Io), Any Speed
- Reverse Recovery Time (trr):
- 5 ns
- Current - Reverse Leakage @ Vr:
- 200 nA @ 30 V
- Capacitance @ Vr, F:
- 5pF @ 0V, 1MHz
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 0603
- Operating Temperature - Junction:
- -65°C ~ 125°C
TSS40U RGG FAQ
1.How can I place an order for TSS40U RGG through Aetrix?
Please submit a Request for Quotation (RFQ) for TSS40U RGG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TSS40U RGG reliable?
The price and inventory of TSS40U RGG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TSS40U RGG is usually 5 days.
3.What payment methods are accepted for TSS40U RGG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TSS40U RGG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TSS40U RGG?
TSS40U RGG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TSS40U RGG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TSS40U RGG?
For technical support, including TSS40U RGG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TSS40U RGG requirements.
6.How does Aetrix verify that TSS40U RGG is sourced from the original manufacturer or authorized distributors?
All TSS40U RGG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TSS40U RGG meets industry standards.
7.What is the process for return or replacement of TSS40U RGG?
All TSS40U RGG units undergo pre-shipment inspection (PSI). If there is an issue with TSS40U RGG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TSS40U RGG part is unused and in its original packaging.
Return procedure for TSS40U RGG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TSS40U RGG Tags

-
1N4448X-TP
Micro Commercial Co

-
1N4148WX-TP
Micro Commercial Co

-
1N4148TR
onsemi

-
MMSD4148T1G
onsemi

-
MMBD914LT3G
onsemi

-
BAS16HT1G
onsemi

-
1N914BWT
onsemi

-
BAS21LT1G
onsemi

-
LL4148
onsemi

-
BAS16LT1G
onsemi

-
MMSD914T1G
onsemi

-
BAV21W-7-F
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

.jpg)