Texas Instruments UC1714J
- Part No.:
- UC1714J
- Manufacturer:
- Texas Instruments
- Category:
- Gate Drivers
- Package:
- -
- Datasheet:
-
UC1714J.pdf
- Description:
- BUFFER/INVERTER MOSFET DRIVER
- Quantity:
- Payment:

- Shipping:

Inventory:105
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UC1714J from Texas Instruments is a high-speed complementary switch FET driver IC designed for synchronous rectification and active clamp/reset circuits. It features independently programmable 50–500 ns delays between AUX and PWR outputs, 1-A source / 2-A sink power driver capability, 0.5-A source / 1-A sink auxiliary driver, TTL-compatible INPUT, and ENBL-activated 220-μA sleep mode - enabling zero-voltage switching in forward and flyback converters.
For engineers reviewing the UC1714J datasheet, UC1714J pinout, UC1714J application, or UC1714J equivalent, key selection criteria include timing delay configurability (T1/T2), true zero-voltage sensing via timer pins, active-low PWR output behavior in sleep mode, and compatibility with N-channel + P-channel complementary gate drive topologies.
Technical Context
The UC1714J implements dual-output timing control using internal current-limited timer inputs (T1, T2) that set programmable dead-time between AUX and PWR transitions. Its logic architecture ensures AUX switches on at INPUT rising edge while PWR activates after T1 delay, and PWR turns off immediately at INPUT falling edge while AUX deactivates after T2 delay.
Each output includes dedicated saturation voltage specs: PWR delivers ≤0.8 V low-state drop at 40 mA and ≤2.8 V high-state drop at −200 mA; AUX achieves ≤0.8 V low at 20 mA and ≥2.3 V high at −100 mA. The ENBL pin enables 220-μA sleep mode with PWR held active-low regardless of VCC level when ENBL ≤0.8 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Power Driver Output | 1-A source / 2-A sink peak - drives N-channel MOSFET gates directly without external buffers |
| Auxiliary Driver Output | 0.5-A source / 1-A sink peak - supports P-channel MOSFET gate drive in complementary configurations |
| Programmable Delay Range | 50 ns to 500 ns per output - set independently via external resistors on T1/T2 pins for precise dead-time control |
| Propagation Delay | Typical 35–100 ns - ensures tight timing alignment between input edges and output transitions |
| Supply Voltage Range | 7 V to 20 V on VCC - accommodates wide-input DC/DC bias rails without regulation |
| Sleep Mode Current | 220 μA typical - reduces system standby power while maintaining immediate wake-up on ENBL high |
| Input Threshold Voltage | 0.8 V to 2.0 V (INPUT & ENBL) - compatible with TTL and most PWM controller outputs |
Pinout & Package
UC1714J is housed in an 8-pin DIL (J package), with pin 1 designated as VCC and pin 8 as GND. The package supports through-hole mounting and meets industrial temperature range requirements (−55°C to +125°C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC (Pin 1) | Positive supply input | Accepts 7–20 V; must be bypassed to GND for stable high-current switching |
| GND (Pin 8) | Reference and return path | Carries full peak sinking current; serves as voltage reference for all inputs and outputs |
| INPUT (Pin 2) | PWM signal interface | TTL-compatible input triggering both outputs with defined propagation delays |
| ENBL (Pin 3) | Enable/sleep control | Logic-low (≤0.8 V) forces 220-μA sleep mode with PWR held active-low |
| AUX (Pin 4) | Auxiliary gate driver output | Inverted output optimized for P-channel MOSFET drive; 0.5-A source / 1-A sink |
| PWR (Pin 5) | Main power gate driver output | Active-low output for N-channel MOSFET; 1-A source / 2-A sink capability |
| T1 (Pin 6) | Delay programming / zero-voltage sense | Resistor-to-GND sets AUX→PWR delay; pulled below 3 V for immediate PWR activation |
| T2 (Pin 7) | Delay programming / zero-voltage sense | Resistor-to-GND sets PWR→AUX delay; pulled below 3 V for immediate AUX activation |
Key Features
| Feature | Design Value |
|---|---|
| Independent T1/T2 delay programming | Enables precise dead-time tuning between complementary outputs without shared timing components |
| True zero-voltage sensing on T1/T2 | Allows immediate output activation when external circuit reaches zero voltage - critical for soft-switching ZVS topologies |
| Inverted AUX output configuration | Directly drives P-channel MOSFETs in synchronous rectifiers without external inverters or level shifters |
| Self-biased active-low PWR in sleep mode | Maintains safe default state during low-power operation - prevents unintended conduction in power stage |
| 1 MHz maximum switching frequency support | Validated operation up to 1 MHz enables use in high-frequency DC/DC converters and resonant topologies |
Applications
| Forward Converter Active Reset | Synchronous Rectifier Control |
|---|---|
Use Scenario: Forward converter with active reset using N-channel MOSFET and auxiliary P-channel switch. IC Role / Device Role / Timing Role: UC1714J generates timed, complementary gate signals: PWR drives main reset switch; AUX drives auxiliary clamp switch with programmable delay. Use Value: Enables zero-voltage switching during reset transition, reducing switching losses and EMI in high-efficiency forward designs. |
Use Scenario: Secondary-side synchronous rectification in isolated DC/DC supplies. IC Role / Device Role / Timing Role: UC1714J provides inverted AUX output for P-channel rectifier and non-inverted PWR for N-channel active clamp, with independent dead-time control. Use Value: Eliminates body-diode conduction loss and improves efficiency over diode-based rectification, especially at light loads. |
| Zero-Voltage Sensing Clamping | Self-Actuated Sleep Mode System |
Use Scenario: Resonant clamp circuit requiring immediate switch activation upon detection of zero voltage across primary winding. IC Role / Device Role / Timing Role: UC1714J uses T1/T2 pins as zero-voltage detectors - pulling either pin below 3 V triggers corresponding output without delay. Use Value: Achieves deterministic ZVS turn-on without external comparators or complex sensing circuitry. |
Use Scenario: Standby-capable power supply where PWM signal absence indicates idle state. IC Role / Device Role / Timing Role: UC1714J monitors INPUT activity; ENBL tied to controller's enable output to enter 220-μA sleep mode when no PWM pulses are present. Use Value: Reduces quiescent power consumption by >95% versus active operation while retaining fast wake-up response. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar complementary FET driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UC2714D | Same functional architecture but rated for −40°C to +85°C industrial temp range; SOIC-8 package | Not qualified for extended temperature operation; lacks UC1714J's −55°C rating | Select when operating ambient stays within industrial range and surface-mount assembly is preferred |
| UC3714D | Identical timing and drive specs but rated for 0°C to +70°C commercial temp range; SOIC-8 package | Lower thermal margin limits use in high-ambient or unventilated enclosures | Choose only for cost-sensitive, non-industrial applications with controlled thermal environments |
Compared with UC2714D and UC3714D, UC1714J offers the widest operating junction temperature range (−55°C to +125°C), making it uniquely suitable for aerospace, military, and high-reliability industrial systems where thermal extremes demand extended qualification.
Availability
UC1714J is available at Aetrix Electronics and suitable for forward converters, synchronous rectifiers, active clamp topologies, and zero-voltage switching power supplies requiring stable component supply across extended temperature ranges.
Supply support for UC1714J includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions for industrial, automotive, and communications markets.
The UC1714J belongs to TI's legacy complementary FET driver product line, engineered specifically for high-efficiency, soft-switching power conversion topologies requiring precise, independent timing control between dual gate-drive outputs.
FAQ
What is the operating temperature range of the UC1714J?
The UC1714J is specified for operation from −55°C to +125°C junction temperature. This extended range supports deployment in harsh environments such as aerospace avionics, military power systems, and high-temperature industrial controls where standard industrial-grade drivers would fail.
How does the UC1714J implement zero-voltage switching (ZVS) support?
The UC1714J implements ZVS support via its T1 and T2 pins, which provide true zero-voltage sensing capability. When either pin is pulled below its nominal 3-V threshold (e.g., by an external comparator detecting zero voltage), the corresponding output activates immediately - eliminating fixed delay and enabling deterministic ZVS turn-on in resonant and active-clamp topologies.
What is the function of the ENBL pin on the UC1714J?
The ENBL pin on the UC1714J enables a 220-μA sleep mode when driven to ≤0.8 V. In this state, the PWR output is held active-low regardless of VCC level or INPUT signal, ensuring safe default behavior while minimizing standby power - critical for energy-efficient power supply designs.
Can the UC1714J drive both N-channel and P-channel MOSFETs simultaneously?
Yes - the UC1714J is explicitly designed for complementary drive: its PWR output drives N-channel MOSFETs (active-low), while its inverted AUX output directly drives P-channel MOSFETs. This eliminates need for external inverters or level shifters in synchronous rectifier and active clamp circuits.
What package type is used for the UC1714J?
The UC1714J uses an 8-pin DIL (dual in-line) through-hole package, designated "J" in TI's packaging nomenclature. It is distinct from the SOIC-8 "D" package variants (e.g., UC2714D) and supports legacy board designs requiring through-hole mounting and extended temperature reliability.
UC1714J Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- *
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- Not Verified
- Driven Configuration:
- -
- Channel Type:
- -
- Number of Drivers:
- -
- Gate Type:
- -
- Voltage - Supply:
- -
- Logic Voltage - VIL, VIH:
- -
- Current - Peak Output (Source, Sink):
- -
- Input Type:
- -
- High Side Voltage - Max (Bootstrap):
- -
- Rise / Fall Time (Typ):
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
UC1714J FAQ
1.How can I place an order for UC1714J through Aetrix?
Please submit a Request for Quotation (RFQ) for UC1714J on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UC1714J reliable?
The price and inventory of UC1714J are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UC1714J is usually 5 days.
3.What payment methods are accepted for UC1714J?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UC1714J transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UC1714J?
UC1714J orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UC1714J order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UC1714J?
For technical support, including UC1714J datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UC1714J requirements.
6.How does Aetrix verify that UC1714J is sourced from the original manufacturer or authorized distributors?
All UC1714J products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UC1714J meets industry standards.
7.What is the process for return or replacement of UC1714J?
All UC1714J units undergo pre-shipment inspection (PSI). If there is an issue with UC1714J, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UC1714J part is unused and in its original packaging.
Return procedure for UC1714J:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UC1714J Tags

-
ZXGD3009E6TA
Diodes Incorporated

-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments

-
MCP1416T-E/OT
Microchip Technology

-
MCP1402T-E/OT
Microchip Technology

-
MCP1415T-E/OT
Microchip Technology

-
MCP1401T-E/OT
Microchip Technology

-
IX4428NTR
Littelfuse Inc.

-
IRS2005STRPBF
Infineon Technologies

-
IRS2008STRPBF
Infineon Technologies

-
IX4310TTR
Littelfuse Inc.

-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

