Texas Instruments UC2707Q
- Part No.:
- UC2707Q
- Manufacturer:
- Texas Instruments
- Category:
- Gate Drivers
- Package:
- 20-LCC (J-Lead)
- Datasheet:
-
UC2707Q.pdf
- Description:
- IC GATE DRVR LOW-SIDE 20PLCC
- Quantity:
- Payment:

- Shipping:

Inventory:3,021
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UC2707Q from Texas Instruments is a dual-channel high-speed power MOSFET driver IC designed for interfacing low-level logic with high-power switching stages. It delivers ±1.5 A peak output current per channel, operates from 5 V to 40 V supply rails (VIN and VC independently), and features independent inverting/non-inverting inputs, analog/digital shutdown with latch control, and thermal shutdown protection - used in DC-DC converters and motor gate drive circuits.
For engineers reviewing the UC2707Q datasheet, UC2707Q pinout, UC2707Q application, or UC2707Q equivalent, this page provides verified technical context, real-world timing behavior (40 ns rise/fall into 1000 pF), package-specific thermal limits, truth-table–validated input logic mapping, and confirmed alternatives for industrial power stage design.
Technical Context
The UC2707Q integrates two independent totem-pole output stages built on a high-speed Schottky process, each capable of sourcing or sinking up to 1.5 A transient current while maintaining <2.5 V output saturation at –500 mA. Its dual-input architecture supports both inverting and non-inverting logic control per channel, with propagation delays under 60 ns (10%–90%) and cross-conduction spike duration limited to 25 ns during output transitions.
Shutdown functionality combines analog differential stop inputs (100–160 mV threshold) and digital shutdown pin override, with latching behavior controlled by the Latch Disable pin (0.8–2.2 V threshold). Thermal shutdown activates at 155°C, and analog stop delay is 180 ns - enabling precise timing-critical fault response in isolated half-bridge drivers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output current (peak) | ±1.5 A per channel - sufficient to directly drive power MOSFET gates without external buffers in ≤100 kHz switching applications |
| Rise/fall time | 40 ns into 1000 pF - enables clean edge integrity for fast-switching topologies like synchronous buck or push-pull converters |
| Supply voltage range | 5 V to 40 V (VIN and VC independent) - supports wide-input industrial DC supplies and battery-backed systems |
| Analog shutdown threshold | 100–160 mV differential - allows precision current-sense fault detection without external amplification |
| Thermal shutdown | 155°C - protects against sustained overloads in enclosed power modules without requiring external thermal sensors |
| Digital input levels | High ≥2.2 V, Low ≤0.8 V - compatible with TTL and CMOS logic families across temperature range |
| Operating temperature | –40°C to +85°C - qualified for industrial ambient environments including motor control cabinets and power supplies |
Pinout & Package
UC2707Q is supplied in a 16-pin SOIC (DW) package with gull-wing leads, RoHS-compliant NiPdAu finish, and moisture sensitivity level (MSL) 2–260°C–1 year - suitable for standard reflow assembly. Pin 1 is located in quadrant Q1 per tape-and-reel orientation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (INV A) | Inverting input, Channel A | Drives Channel A output low when high; logic inversion enables direct PWM inversion without external gate |
| 2 (N.I. A) | Non-inverting input, Channel A | Drives Channel A output high when high; supports standard logic-level gate drive |
| 3 (LD) | Latch Disable | Low enables latched analog shutdown; high disables latching - critical for fail-safe reset behavior |
| 4 (GND) | Ground (4 pins total) | All four GND pins must be connected together to minimize ground bounce and ensure stable reference |
| 5 (OUT A) | Channel A output | Totem-pole driver capable of ±1.5 A - connects directly to MOSFET gate with minimal external components |
| 6 (VC) | Collector supply | Independent high-side supply rail (5–40 V); decoupling required near pin to suppress switching noise |
| 7 (SHDN) | Digital shutdown input/output | Hard logic high forces immediate shutdown; overrides analog stop and latch disable - used for system-level fault interlock |
| 8 (VIN) | Input supply | Logic-side supply (5–40 V); powers internal logic and input buffers - may differ from VC in isolated designs |
| 9 (VIN) | Input supply (duplicate) | Second VIN connection for improved supply routing; must connect to same rail as Pin 8 |
| 10 (OUT B) | Channel B output | Identical to OUT A - enables dual independent gate drives for half-bridge or dual-MOSFET configurations |
| 11 (INV B) | Inverting input, Channel B | Independent inversion path for Channel B - supports complementary drive with dead-time insertion |
| 12 (N.I. B) | Non-inverting input, Channel B | Enables parallel or mirrored logic control of second channel without external inverters |
| 13 (ANALOG STOP+) | Analog shutdown positive input | Differential comparator input for precision fault detection - referenced to ANALOG STOP– (Pin 14) |
| 14 (ANALOG STOP–) | Analog shutdown negative input | Completes differential pair; 100–160 mV window defines shutdown activation threshold |
| 15 (VC) | Collector supply (duplicate) | Second VC connection for low-inductance high-side supply routing - must tie to same rail as Pin 6 |
| 16 (GND) | Ground (4 pins total) | Part of quad-GND structure - all four GND pins (4, 16, and two unmarked) must be shorted on PCB |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent totem-pole outputs | Each channel sources/sinks up to 1.5 A peak - eliminates need for discrete buffer transistors in medium-power gate drive |
| Programmable analog/digital shutdown | Combines 180 ns analog stop delay with 50 ns digital SHDN response - supports layered fault handling (e.g., overcurrent + overtemperature) |
| Configurable latching behavior | Latch Disable pin (Pin 3) selects between momentary and latched shutdown - essential for safety-critical reset protocols |
| Low quiescent current | 12–15 mA VIN supply current at 40 V - reduces standby power in always-on industrial controllers |
| High-speed switching | 40 ns rise/fall into 1000 pF with <25 ns cross-conduction spike - minimizes shoot-through risk in half-bridge topologies |
Applications
| Motor Control Driver | DC-DC Converter Gate Drive |
|---|---|
Use Scenario: Driving N-channel MOSFETs in H-bridge motor drivers for industrial actuators and servo systems. IC Role / Device Role / Timing Role: Dual-channel gate driver providing complementary, independently controlled outputs with fast edge rates and analog current-limit shutdown. Use Value: Enables precise PWM timing control with <60 ns propagation delay and prevents shoot-through via low cross-conduction current spike (25 ns). | Use Scenario: Gate driving synchronous rectifiers and high-side switches in isolated forward or flyback DC-DC converters. IC Role / Device Role / Timing Role: High-voltage tolerant driver delivering ±1.5 A peak current to charge/discharge MOSFET gates rapidly under 40 V input conditions. Use Value: Supports efficient operation up to 500 kHz switching frequency due to 40 ns rise/fall times and independent VIN/VC rails. |
| Industrial Power Supply Protection | Isolated Half-Bridge Driver |
Use Scenario: Fault-responsive gate driver in programmable logic controller (PLC) power modules with overcurrent and overtemperature monitoring. IC Role / Device Role / Timing Role: Analog shutdown interface for current-sense amplifier outputs, with latched response for persistent fault isolation. Use Value: 100–160 mV analog stop threshold allows direct connection to shunt-based sense circuits without gain stages. | Use Scenario: Transformer-coupled push-pull MOSFET drive in isolated auxiliary power supplies and gate drive transformers. IC Role / Device Role / Timing Role: Dual-channel driver with inverting/non-inverting inputs enabling true complementary drive with adjustable dead time. Use Value: Independent INV/N.I. inputs per channel eliminate external logic gates, reducing component count and layout area. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel power driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UC3707N | Same pinout and electrical specs, but rated for 0°C to +70°C ambient - lacks extended industrial temperature range | Suitable for commercial-grade power supplies where ambient stays below 70°C | Select UC3707N only if operating temperature never exceeds 70°C; UC2707Q preferred for full industrial range |
| UCC27524ADRV | Modern 5-A dual driver with 15-V max supply, no analog shutdown, and 12 ns propagation - higher speed but narrower voltage range | Better for high-frequency SMPS (>1 MHz) with 3.3/5/12 V logic, not for 40 V industrial bus interfaces | Choose UCC27524ADRV when speed >100 ns matters more than 40 V tolerance or analog fault detection |
Compared with UC3707N, UC2707Q adds –40°C capability and tighter thermal shutdown consistency; versus UCC27524ADRV, UC2707Q retains analog shutdown, wider supply range, and legacy compatibility - making it optimal for ruggedized, fault-aware industrial gate drive.
Availability
UC2707Q is available at Aetrix Electronics and suitable for motor control drivers, DC-DC converter gate drive, industrial power supply protection, and isolated half-bridge driver applications requiring stable component supply across extended temperature and voltage ranges.
Supply support for UC2707Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and power management technologies with over 50 years of industrial IC leadership.
The UC2707Q belongs to TI's legacy high-speed power driver family, engineered specifically for robust, high-current gate drive in industrial motor controls, power supplies, and isolated switching applications.
FAQ
What is the maximum continuous output current rating for UC2707Q?
The UC2707Q supports ±500 mA steady-state output current per channel, with ±1.5 A peak transient capability - limited by power dissipation and thermal design. At TA = 25°C in SOIC package, continuous operation above ±500 mA requires careful heatsinking and derating per the datasheet thermal curves.
Does UC2707Q support both inverting and non-inverting logic inputs on each channel?
Yes, UC2707Q provides dedicated INV and N.I. inputs for each channel (Pins 1/2 for A, Pins 11/12 for B), allowing independent configuration - e.g., one channel can use inverting logic while the other uses non-inverting, enabling flexible PWM and dead-time control without external gates.
How does the analog shutdown function work in UC2707Q?
The UC2707Q analog shutdown uses differential inputs (Pins 13 and 14) with a 100–160 mV threshold window; when the voltage difference exceeds this, it triggers shutdown unless overridden by Latch Disable status or digital SHDN pin. Delay is 180 ns, supporting fast current-fault response in power stages.
Can UC2707Q operate with different voltages on VIN and VC pins?
Yes, UC2707Q allows independent supply rails: VIN (Pins 8/9) powers logic and input buffers (5–40 V), while VC (Pins 6/15) powers output stages (5–40 V). This enables level-shifting in isolated topologies - e.g., 5 V logic control with 24 V gate drive - provided grounds are properly referenced.
What is the thermal shutdown temperature threshold for UC2707Q?
The UC2707Q activates thermal shutdown at 155°C junction temperature, as specified in the Electrical Characteristics table. This protection is internal and non-latching - recovery occurs automatically once junction temperature falls below hysteresis threshold, unless latched via analog shutdown and Latch Disable pin.
UC2707Q Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 20-LCC (J-Lead)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Driven Configuration:
- Low-Side
- Channel Type:
- Independent
- Number of Drivers:
- 2
- Gate Type:
- N-Channel MOSFET
- Voltage - Supply:
- 5V ~ 40V
- Logic Voltage - VIL, VIH:
- 0.8V, 2.2V
- Current - Peak Output (Source, Sink):
- 1.5A, 1.5A
- Input Type:
- Inverting, Non-Inverting
- High Side Voltage - Max (Bootstrap):
- -
- Rise / Fall Time (Typ):
- 40ns, 40ns
- Operating Temperature:
- -25°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-PLCC (9x9)
UC2707Q FAQ
1.How can I place an order for UC2707Q through Aetrix?
Please submit a Request for Quotation (RFQ) for UC2707Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UC2707Q reliable?
The price and inventory of UC2707Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UC2707Q is usually 5 days.
3.What payment methods are accepted for UC2707Q?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UC2707Q transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UC2707Q?
UC2707Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UC2707Q order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UC2707Q?
For technical support, including UC2707Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UC2707Q requirements.
6.How does Aetrix verify that UC2707Q is sourced from the original manufacturer or authorized distributors?
All UC2707Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UC2707Q meets industry standards.
7.What is the process for return or replacement of UC2707Q?
All UC2707Q units undergo pre-shipment inspection (PSI). If there is an issue with UC2707Q, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UC2707Q part is unused and in its original packaging.
Return procedure for UC2707Q:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UC2707Q Tags

-
ZXGD3009E6TA
Diodes Incorporated

-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments

-
MCP1416T-E/OT
Microchip Technology

-
MCP1402T-E/OT
Microchip Technology

-
MCP1415T-E/OT
Microchip Technology

-
MCP1401T-E/OT
Microchip Technology

-
IX4428NTR
Littelfuse Inc.

-
IRS2005STRPBF
Infineon Technologies

-
IRS2008STRPBF
Infineon Technologies

-
IX4310TTR
Littelfuse Inc.

-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

