Texas Instruments UC3714DTR
- Part No.:
- UC3714DTR
- Manufacturer:
- Texas Instruments
- Category:
- Gate Drivers
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
UC3714DTR.pdf
- Description:
- IC GATE DRVR LOW-SIDE 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,033
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UC3714DTR from Texas Instruments is a high-speed complementary switch FET driver IC designed for synchronous rectification and active clamp/reset circuits. It features independently programmable 50–500 ns delays between AUX and PWR outputs, 1-A source / 2-A sink power driver capability, 0.5-A source / 1-A sink auxiliary driver, TTL-compatible INPUT, and ENBL-activated 220-μA sleep mode. It operates in 0°C to 70°C ambient and supports up to 1 MHz switching frequency in forward and flyback converters.
For engineers reviewing the UC3714DTR datasheet, UC3714DTR pinout, UC3714DTR application, or UC3714DTR equivalent, this page delivers verified timing delay behavior, zero-voltage sensing capability via T1/T2 pins, SOIC-8 package compatibility, and design-critical propagation delay specs (e.g., 35–100 ns PWR prop delay) needed for soft-switching power stage layout and gate-drive timing validation.
Technical Context
The UC3714DTR implements dual-output complementary drive with independent delay control: T1 sets AUX-to-PWR turn-on delay (50–500 ns), while T2 sets PWR-to-AUX turn-off delay (50–500 ns). Its internal timing circuitry uses resistor-programmed current sources with nominal 3-V threshold at T1/T2 pins and ±1 mA current limiting.
It supports true zero-voltage operation - pulling T1 or T2 below 2.5 V immediately triggers corresponding output activation - and includes passive self-biased logic that forces PWR low during ENBL ≤0.8 V, regardless of VCC. Propagation delays are measured from 50% input to 10% output transition under 2200-pF load (PWR) or 1000-pF load (AUX).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 7 V to 20 V - supports wide-input industrial and telecom power rails without external regulation |
| PWR Output Drive | 1-A source / 2-A sink - sufficient for direct gate drive of medium-power N-channel MOSFETs in primary/secondary side switches |
| AUX Output Drive | 0.5-A source / 1-A sink - enables driving p-channel MOSFETs or smaller N-channel devices in auxiliary paths |
| Programmable Delay Range | 50 ns to 500 ns per output - allows precise dead-time tuning to prevent shoot-through in synchronous rectifiers |
| Propagation Delay (PWR) | 35 ns (typ), 100 ns (max) - ensures tight timing control for high-frequency (>500 kHz) SMPS designs |
| Sleep Mode Current | 220 μA (typ) - minimizes standby loss in energy-sensitive applications like adapter no-load regulation |
| Operating Temperature | 0°C to 70°C - specified for commercial-grade power supply environments, distinct from UC2714's –40°C to 85°C range |
Pinout & Package
UC3714DTR is housed in an 8-pin SOIC (D package), RoHS-compliant with CU NIPDAU finish and JEDEC Level-2 moisture sensitivity rating (250°C peak reflow).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - VCC | Power supply input | 7–20 V rail; requires local bypass capacitor to handle 2-A pulsed sink currents |
| 2 - GND | Reference and return path | Carries full peak sinking current from both outputs; must be low-inductance connection to avoid ground bounce |
| 3 - INPUT | Primary PWM command input | TTL-compatible (0.8–2 V threshold); rising edge initiates T1 delay before PWR turn-on; falling edge triggers immediate PWR turn-off and starts T2 delay |
| 4 - AUX | Auxiliary gate-drive output | 0.5-A source / 1-A sink; inverted relative to INPUT in UC3714 series - optimized for p-channel MOSFET drive in active clamp topologies |
| 5 - ENBL | Enable/sleep control | Logic-low (≤0.8 V) activates 220-μA sleep mode; PWR forced low regardless of VCC; AUX goes high-impedance |
| 6 - PWR | Main power gate-drive output | 1-A source / 2-A sink; active-low in sleep mode; fast rise/fall times (30–60 ns) support >1 MHz operation |
| 7 - T1 | AUX-to-PWR delay programming | Resistor-to-GND sets delay (50–500 ns); also functions as zero-voltage sense input when pulled <2.5 V |
| 8 - T2 | PWR-to-AUX delay programming | Resistor-to-GND sets delay (50–500 ns); same zero-voltage sensing capability as T1 |
Key Features
| Feature | Design Value |
|---|---|
| Independent T1/T2 delay programming | Enables asymmetric dead-time tuning - critical for optimizing ZVS in LLC resonant converters where turn-on/turn-off timing asymmetry improves efficiency |
| True zero-voltage sensing on T1/T2 | Eliminates need for external comparators or controllers to detect VDS = 0; reduces BOM count and PCB area in synchronous rectifier designs |
| Self-biased PWR output in sleep mode | Guarantees safe default state (low) during disable - prevents unintended FET conduction and avoids shoot-through risk during startup or fault recovery |
| TTL-compatible INPUT with 0–20 V tolerance | Allows direct interfacing with industry-standard PWM controllers (e.g., UC384x, TL494) without level-shifting circuitry |
| 220-μA sleep current | Meets Energy Star and EU CoC Tier 2 standby power requirements (<300 mW) for AC-DC adapters and open-frame supplies |
Applications
| Forward Converter Active Clamp | Synchronous Rectification (Buck Secondary) |
|---|---|
|
Use Scenario: Forward converter with active reset using an N-channel clamp switch driven by UC3714DTR's AUX output and main switch driven by PWR output. IC Role / Device Role / Timing Role: UC3714DTR generates precisely timed, non-overlapping gate signals - AUX turns on first to clamp transformer reset voltage, then PWR turns on after T1 delay to enable main power transfer. Use Value: Enables zero-voltage switching of the clamp FET, reducing switching losses and EMI; eliminates need for snubbers or RCD networks. |
Use Scenario: Secondary-side synchronous rectification in a 12-V output buck-derived DC-DC stage, where UC3714DTR drives low-side N-channel MOSFETs. IC Role / Device Role / Timing Role: UC3714DTR acts as a dual-output timing controller - INPUT synchronized to primary-side PWM, PWR drives main rectifier, AUX drives auxiliary switch for adaptive dead-time control. Use Value: Improves efficiency by >2% at full load vs. Schottky diode solution; T1/T2 programmability prevents cross-conduction in high-current, low-VF rectifier designs. |
| Isolated Flyback with Active Reset | Self-Actuated Sleep Mode in Adapters |
|
Use Scenario: High-efficiency flyback converter using N-channel active reset switch instead of RCD clamp, controlled by UC3714DTR. IC Role / Device Role / Timing Role: UC3714DTR's T2 pin senses drain voltage collapse across reset FET; upon detection, it triggers AUX output to turn on reset switch at zero voltage. Use Value: Recovers leakage energy into input bus, increasing conversion efficiency by 3–5% and enabling smaller transformer design. |
Use Scenario: Universal-input AC-DC adapter requiring <300 mW no-load power consumption per Energy Star v3.0. IC Role / Device Role / Timing Role: UC3714DTR monitors absence of INPUT PWM pulses; ENBL pin automatically asserts sleep mode after timeout, reducing ICC from 24 mA to 220 μA. Use Value: Achieves sub-100 mW no-load power draw without external microcontroller or timer IC - simplifies compliance certification. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar complementary FET driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UC2714DTR | Wider operating temperature range (–40°C to 85°C); identical pinout, timing architecture, and drive strength | Preferred for industrial or automotive-adjacent power supplies requiring extended thermal margin | Select UC2714DTR when ambient exceeds 70°C or when long-term reliability under thermal cycling is critical |
| UC3715DTR | True complementary (non-inverted) AUX output; otherwise identical timing, drive, and package | Required when driving two N-channel MOSFETs in synchronous rectifier configuration without level shifters | Choose UC3715DTR only if AUX inversion is incompatible with your FET topology - verify gate-drive polarity match before substitution |
Compared with UC2714DTR, UC3714DTR trades thermal range for cost-optimized commercial qualification; compared with UC3715DTR, it provides inverted AUX output essential for p-channel clamp FETs - making UC3714DTR the only choice for active-clamp forward topologies using single-supply gate drive.
Availability
UC3714DTR is available at Aetrix Electronics and suitable for forward converters, synchronous rectifiers, active-clamp flybacks, and self-sleeping AC-DC adapters requiring stable component supply and guaranteed long-term sourcing.
Supply support for UC3714DTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with over 50 years of innovation in power conversion ICs.
The UC3714DTR belongs to TI's legacy complementary FET driver family, engineered specifically for zero-voltage switching topologies including forward, flyback, and resonant converters - emphasizing timing precision, gate-drive robustness, and system-level efficiency optimization.
FAQ
What is the maximum switching frequency supported by UC3714DTR?
The UC3714DTR is characterized for operation up to 1 MHz, as confirmed in its Electrical Characteristics table. This capability stems from its typical 35–100 ns PWR propagation delay and 30–60 ns rise/fall times under 2200-pF load. At 1 MHz, minimum achievable dead time (50 ns) occupies just 5% of the switching period, enabling efficient high-frequency designs such as compact USB PD adapters and PoE-powered equipment.
How does UC3714DTR implement zero-voltage switching without external sensors?
The UC3714DTR implements zero-voltage switching through its T1 and T2 pins, which feature true zero-voltage sensing capability. When either pin is pulled below 2.5 V - for example, by a resistor divider monitoring MOSFET drain voltage - the corresponding output (AUX or PWR) activates immediately. This eliminates external comparators and enables direct, low-latency ZVS detection in active-clamp and synchronous rectifier circuits using UC3714DTR alone.
Is UC3714DTR pin-compatible with UC2714DTR or UC3715DTR?
Yes, UC3714DTR shares identical SOIC-8 pinout and electrical interface with both UC2714DTR and UC3715DTR. All three devices use the same pin assignments for VCC, GND, INPUT, AUX, ENBL, PWR, T1, and T2. However, UC3714DTR and UC3715DTR differ functionally: UC3714DTR provides inverted AUX output (for p-channel FETs), while UC3715DTR offers true complementary (non-inverted) outputs - a functional distinction requiring schematic review before substitution.
What is the purpose of the ENBL pin in UC3714DTR, and how does it affect PWR output behavior?
The ENBL pin on UC3714DTR controls entry into a low-power sleep mode. When ENBL ≤0.8 V, UC3714DTR draws only 220 μA and forces the PWR output into a passive, self-biased low state - regardless of VCC voltage or INPUT signal. This ensures fail-safe shutdown of the main power switch during standby. Meanwhile, AUX enters high-impedance state, preventing unintended gate drive. This behavior is explicitly defined in the PIN DESCRIPTIONS section of the SLUS170B datasheet.
Can UC3714DTR drive both N-channel and P-channel MOSFETs directly?
Yes - UC3714DTR is designed to drive either type directly. Its AUX output is inverted relative to INPUT, making it ideal for driving p-channel MOSFETs in active-clamp configurations without level shifters. The PWR output is non-inverted and rated for 1-A source / 2-A sink, suitable for driving N-channel MOSFETs in main power switches. Both outputs operate from the same VCC rail (7–20 V), eliminating need for floating supplies or charge pumps in many topologies.
UC3714DTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Driven Configuration:
- Low-Side
- Channel Type:
- Synchronous
- Number of Drivers:
- 2
- Gate Type:
- N-Channel, P-Channel MOSFET
- Voltage - Supply:
- 7V ~ 20V
- Logic Voltage - VIL, VIH:
- 0.8V, 2V
- Current - Peak Output (Source, Sink):
- 1A, 2A
- Input Type:
- Non-Inverting
- High Side Voltage - Max (Bootstrap):
- -
- Rise / Fall Time (Typ):
- 30ns, 25ns
- Operating Temperature:
- 0°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
UC3714DTR FAQ
1.How can I place an order for UC3714DTR through Aetrix?
Please submit a Request for Quotation (RFQ) for UC3714DTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UC3714DTR reliable?
The price and inventory of UC3714DTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UC3714DTR is usually 5 days.
3.What payment methods are accepted for UC3714DTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UC3714DTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UC3714DTR?
UC3714DTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UC3714DTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UC3714DTR?
For technical support, including UC3714DTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UC3714DTR requirements.
6.How does Aetrix verify that UC3714DTR is sourced from the original manufacturer or authorized distributors?
All UC3714DTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UC3714DTR meets industry standards.
7.What is the process for return or replacement of UC3714DTR?
All UC3714DTR units undergo pre-shipment inspection (PSI). If there is an issue with UC3714DTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UC3714DTR part is unused and in its original packaging.
Return procedure for UC3714DTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UC3714DTR Tags

-
ZXGD3009E6TA
Diodes Incorporated

-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments

-
MCP1416T-E/OT
Microchip Technology

-
MCP1402T-E/OT
Microchip Technology

-
MCP1415T-E/OT
Microchip Technology

-
MCP1401T-E/OT
Microchip Technology

-
IX4428NTR
Littelfuse Inc.

-
IRS2005STRPBF
Infineon Technologies

-
IRS2008STRPBF
Infineon Technologies

-
IX4310TTR
Littelfuse Inc.

-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
