Texas Instruments UC3714N
- Part No.:
- UC3714N
- Manufacturer:
- Texas Instruments
- Category:
- Gate Drivers
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
UC3714N.pdf
- Description:
- IC GATE DRVR LOW-SIDE 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:2,476
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UC3714N from Texas Instruments is a high-speed complementary switch FET driver IC designed for synchronous rectification and active clamp/reset circuits. It features independently programmable 50–500 ns delays between AUX and PWR outputs, 1-A source / 2-A sink power driver capability, 0.5-A source / 1-A sink auxiliary driver, TTL-compatible INPUT, and ENBL-activated 220-μA sleep mode. It operates in 0°C to 70°C ambient and supports up to 1 MHz switching frequency in forward and flyback converter topologies.
For engineers reviewing the UC3714N datasheet, UC3714N pinout, UC3714N application, or UC3714N equivalent, this device is selected for zero-voltage switching (ZVS) timing control, gate drive sequencing in dual-FET configurations, and low-power synchronous rectifier driver implementations requiring precise dead-time management and true-zero-voltage sensing capability.
Technical Context
The UC3714N implements a dual-output, delay-programmable architecture where INPUT rising edge triggers AUX immediately and initiates T1 delay before PWR turn-on, while INPUT falling edge turns off PWR immediately and initiates T2 delay before AUX reactivation. T1 and T2 pins accept external resistors (e.g., 10 kΩ–100 kΩ) to set delays from 50 ns to 500 ns with ±500 ns tolerance, and also support true-zero-voltage sensing when pulled below 2.5 V.
Its PWR output delivers 1-A source / 2-A sink peak current with ≤0.8 V saturation voltage at 400 mA sink, while AUX provides 0.5-A source / 1-A sink with ≤0.8 V low-level saturation at 20 mA. Propagation delays are typ. 35–100 ns, and ENBL enables 220-μA sleep mode with PWR held active-low regardless of VCC level.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 7 V to 20 V - supports wide-input DC-DC bias rails without external regulation |
| PWR Output Drive | 1-A source / 2-A sink - sufficient for driving N-channel MOSFET gates up to ~2 nF with fast edge rates |
| AUX Output Drive | 0.5-A source / 1-A sink - optimized for auxiliary switches in active clamp or synchronous rectifier legs |
| Programmable Delay Range | 50 ns to 500 ns per output - enables precise dead-time tuning for ZVS in resonant converters |
| Propagation Delay | Typ. 35–100 ns - ensures tight timing alignment between input transitions and output switching events |
| Sleep Mode Current | 220 μA - reduces system standby power without disabling critical timing functionality |
| Operating Temperature | 0°C to 70°C - specified for commercial-grade power supply applications |
Pinout & Package
UC3714N is housed in an 8-pin PDIP (Plastic Dual In-line Package) with 0.3-inch body width and through-hole mounting. Pin spacing is 0.1 inch, compatible with standard DIP sockets and wave-solder processes.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (VCC) | Positive supply input | Bypassed to GND; powers internal logic and drivers; must tolerate 7–20 V |
| 2 (GND) | Power and signal reference | Return path for all output currents; carries full peak sink current; must be low-inductance |
| 3 (INPUT) | PWM/TTL-compatible control input | Triggers both outputs; threshold ≈1.4 V; accepts 0–20 V swing; rising edge starts AUX, falling edge ends PWR |
| 4 (AUX) | Auxiliary gate drive output | 0.5-A source / 1-A sink; inverted relative to INPUT in UC3714 family; used for p-channel or low-side auxiliary FET |
| 5 (ENBL) | Enable/sleep mode control | TTL-level input (threshold 0.8–1.2 V); low = 220-μA sleep mode; PWR forced low regardless of VCC |
| 6 (T2) | Delay programming / zero-voltage sense input | Resistor-to-GND sets PWR→AUX delay; pulled low enables immediate AUX activation on zero-voltage condition |
| 7 (PWR) | Main power gate drive output | 1-A source / 2-A sink; non-inverted; drives main N-channel switch; active-low in sleep mode |
| 8 (T1) | Delay programming / zero-voltage sense input | Resistor-to-GND sets AUX→PWR delay; pulled low enables immediate PWR activation on zero-voltage condition |
Key Features
| Feature | Design Value |
|---|---|
| Independent T1/T2 delay programming | Enables asymmetric dead-time tuning for optimized ZVS in forward/flyback topologies |
| True zero-voltage sensing on T1/T2 | Allows immediate output activation when drain-source voltage falls near zero - no external comparator needed |
| 1-MHz maximum switching frequency | Supports high-frequency SMPS designs with minimal propagation delay impact on duty cycle fidelity |
| 220-μA ENBL sleep mode | Reduces idle power in battery-backed or energy-sensitive systems without losing state or timing accuracy |
| Robust 20-V input tolerance on INPUT/ENBL | Permits direct interface with PWM controllers operating at higher rail voltages (e.g., UC384x series) |
Applications
| Forward Converter Active Clamp | Isolated Synchronous Rectifier |
|---|---|
|
Use Scenario: Forward converter with active reset using an N-channel MOSFET across transformer primary. IC Role / Device Role / Timing Role: UC3714N drives the active clamp switch (PWR) and auxiliary clamp FET (AUX) with precisely timed dead time to prevent shoot-through during reset. Use Value: Enables zero-voltage turn-on of clamp FET via T2 zero-voltage sensing, reducing switching losses and EMI in 100–500 kHz designs. |
Use Scenario: Secondary-side synchronous rectification in isolated DC-DC converters using dual N-channel MOSFETs. IC Role / Device Role / Timing Role: UC3714N controls high-side and low-side rectifier FETs with independent delays to ensure non-overlapping conduction in buck-derived topologies. Use Value: Delivers 1-A/2-A drive strength to minimize conduction loss, while T1/T2 delays prevent cross-conduction in <100 ns dead-time windows. |
| Resonant LLC Reset Circuit | Low-Power Flyback with Sleep Mode |
|
Use Scenario: LLC resonant converter requiring precise timing between primary switch and resonant tank reset FET. IC Role / Device Role / Timing Role: UC3714N serves as timing sequencer - AUX triggers resonant tank discharge, PWR activates reset switch after programmable T1 delay. Use Value: 50–500 ns delay resolution allows matching of resonant valley timing, improving efficiency at light loads. |
Use Scenario: Standby-capable flyback adapter where controller shuts down during no-load conditions. IC Role / Device Role / Timing Role: UC3714N enters 220-μA sleep mode when ENBL is pulled low, holding PWR low while preserving AUX/PWR timing readiness. Use Value: Eliminates need for external disable circuitry; maintains fast wake-up response (<100 ns) upon INPUT reactivation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar complementary FET driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UC3714D | SOIC-8 package; same electrical specs; MSL Level-2; 0°C to 70°C rating | Surface-mount assembly; requires PCB reflow; lower thermal resistance than PDIP | Select UC3714D for automated production; UC3714N remains preferred for prototyping, through-hole boards, or legacy designs. |
| UC2714N | Same pinout and function; wider temperature range (–40°C to +85°C); higher ICC (18–24 mA nominal) | Industrial-grade operation; suitable for extended ambient environments; slightly higher quiescent power | Choose UC2714N when operating beyond 70°C ambient or requiring broader industrial qualification; UC3714N is optimized for cost-sensitive commercial power supplies. |
Compared with UC3714D and UC2714N, the UC3714N offers identical timing, drive, and functional behavior in a through-hole PDIP package with commercial-temperature grading - making it ideal for lab validation, low-volume power supply builds, and designs prioritizing mechanical robustness over thermal performance or automation compatibility.
Availability
UC3714N is available at Aetrix Electronics and suitable for forward converters, isolated synchronous rectifiers, resonant LLC reset circuits, and low-power flyback adapters requiring stable component supply and long-term design continuity.
Supply support for UC3714N includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in power conversion ICs and driver solutions.
The UC3714N belongs to TI's complementary switch FET driver product line, engineered specifically for soft-switching power topologies including active clamp forward, synchronous rectification, and resonant reset applications - emphasizing precision timing, zero-voltage detection, and robust gate drive.
FAQ
What is the operating temperature range for UC3714N?
The UC3714N is rated for 0°C to 70°C ambient operating temperature. This commercial-grade specification aligns with typical AC-DC adapter and offline power supply use cases. Unlike the UC2714N (–40°C to +85°C), the UC3714N is not intended for extended industrial environments but offers cost and availability advantages in consumer and computing power applications.
How does the UC3714N implement zero-voltage switching (ZVS)?
The UC3714N supports ZVS through its T1 and T2 pins, which double as delay programming inputs and true zero-voltage sense inputs. When either T1 or T2 is pulled below ~2.5 V, the corresponding output (PWR or AUX) activates immediately - enabling direct detection of drain-source voltage collapse without external comparators or timing circuits. This feature is explicitly confirmed in the SLUS170B datasheet Figure 8 and PIN DESCRIPTIONS section.
What is the difference between UC3714N and UC3715N?
The UC3714N features an inverted AUX output relative to INPUT, allowing direct drive of p-channel MOSFETs in auxiliary positions. In contrast, the UC3715N provides true complementary (non-inverted) outputs for dual N-channel configurations. Both share identical delay programming, drive strength, and pinout - the functional distinction lies solely in AUX polarity, as documented in the UC1714/UC1715 family description and Figure 1 of SLUS170B.
Can UC3714N drive both high-side and low-side N-channel MOSFETs?
Yes - the UC3714N can drive two N-channel MOSFETs in a complementary configuration when paired with a charge pump or bootstrap circuit for the high-side gate. Its PWR output (non-inverted, 1-A source/2-A sink) drives the main switch, while AUX (inverted, 0.5-A source/1-A sink) drives the auxiliary switch. Figure 11 in the SLUS170B datasheet demonstrates this exact topology using a charge pump to elevate AUX drive voltage above the high-side source potential.
What is the minimum recommended bypass capacitor for UC3714N VCC?
Texas Instruments recommends a minimum 1-μF ceramic capacitor placed as close as possible to the UC3714N VCC and GND pins. For peak load currents exceeding 1 A or high-frequency operation (>500 kHz), a parallel 10-μF tantalum or aluminum electrolytic capacitor is advised to maintain stable supply voltage under dynamic gate charging demands - per layout guidance in the "Typical Applications" section of SLUS170B.
UC3714N Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Driven Configuration:
- Low-Side
- Channel Type:
- Synchronous
- Number of Drivers:
- 2
- Gate Type:
- N-Channel, P-Channel MOSFET
- Voltage - Supply:
- 7V ~ 20V
- Logic Voltage - VIL, VIH:
- 0.8V, 2V
- Current - Peak Output (Source, Sink):
- 1A, 2A
- Input Type:
- Non-Inverting
- High Side Voltage - Max (Bootstrap):
- -
- Rise / Fall Time (Typ):
- 30ns, 25ns
- Operating Temperature:
- 0°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
UC3714N FAQ
1.How can I place an order for UC3714N through Aetrix?
Please submit a Request for Quotation (RFQ) for UC3714N on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UC3714N reliable?
The price and inventory of UC3714N are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UC3714N is usually 5 days.
3.What payment methods are accepted for UC3714N?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UC3714N transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UC3714N?
UC3714N orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UC3714N order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UC3714N?
For technical support, including UC3714N datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UC3714N requirements.
6.How does Aetrix verify that UC3714N is sourced from the original manufacturer or authorized distributors?
All UC3714N products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UC3714N meets industry standards.
7.What is the process for return or replacement of UC3714N?
All UC3714N units undergo pre-shipment inspection (PSI). If there is an issue with UC3714N, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UC3714N part is unused and in its original packaging.
Return procedure for UC3714N:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UC3714N Tags

-
ZXGD3009E6TA
Diodes Incorporated

-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments

-
MCP1416T-E/OT
Microchip Technology

-
MCP1402T-E/OT
Microchip Technology

-
MCP1415T-E/OT
Microchip Technology

-
MCP1401T-E/OT
Microchip Technology

-
IX4428NTR
Littelfuse Inc.

-
IRS2005STRPBF
Infineon Technologies

-
IRS2008STRPBF
Infineon Technologies

-
IX4310TTR
Littelfuse Inc.

-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

