Texas Instruments UC3715DP
- Part No.:
- UC3715DP
- Manufacturer:
- Texas Instruments
- Category:
- Gate Drivers
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
UC3715DP.pdf
- Description:
- IC GATE DRVR LOW-SIDE 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,722
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UC3715DP from Texas Instruments is a high-speed complementary switch FET driver IC designed for synchronous rectification and active clamp/reset circuits in DC-DC converters. It delivers 1-A source / 2-A sink power output and 0.5-A source / 1-A sink auxiliary output, with independently programmable 50–500 ns delays (T1/T2), 1-MHz switching capability, and TTL-compatible input. It enables zero-voltage switching in forward and flyback topologies.
For engineers reviewing the UC3715DP datasheet, UC3715DP pinout, UC3715DP application, or UC3715DP equivalent, key selection criteria include dual-output timing control, true-zero-voltage sensing on T1/T2 pins, ENBL-triggered 220-μA sleep mode, SOIC-16 package compatibility, and operation across 0°C to 70°C ambient.
Technical Context
The UC3715DP implements independent delay timers (T1 and T2) that control dead-time between AUX and PWR outputs using external resistors to ground - T1 sets AUX-to-PWR turn-on delay, T2 sets PWR-to-AUX turn-off delay. Each timer pin has internal 3-V nominal reference and ±2-mA current limiting, enabling both programmable delay and zero-voltage sensing modes.
Its logic architecture accepts a single PWM input: rising edge triggers immediate AUX activation and initiates T1 delay before PWR turn-on; falling edge triggers immediate PWR turn-off and initiates T2 delay before AUX turn-off. In sleep mode (ENBL ≤ 0.8 V), PWR output is actively held low while AUX enters high-impedance state.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 7 V to 20 V - supports wide-input industrial and telecom power rails without external regulation |
| PWR Output Drive | 1-A source / 2-A sink - directly drives gate capacitance of medium-power N-channel MOSFETs |
| AUX Output Drive | 0.5-A source / 1-A sink - suitable for auxiliary switches or level-shifting gate drivers |
| T1/T2 Delay Range | 50 ns to 500 ns - fine-grained dead-time control for ZVS optimization in resonant topologies |
| Propagation Delay | Typical 35–100 ns - ensures precise timing alignment between input edges and output transitions |
| Operating Temp | 0°C to 70°C - commercial-grade thermal range aligned with cost-sensitive power supply designs |
| ENBL Sleep Current | 220 μA typical - enables ultra-low-power standby in battery-backed or energy-harvesting systems |
Pinout & Package
UC3715DP is housed in a 16-pin SOIC (D) package with 1.27-mm pitch, moisture sensitivity level 2-260°C/1 year, and RoHS-compliant green finish (Pb-free, no Sb/Br).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16 | Standard SOIC-16 pin numbering (top view) | Pin mapping follows TI's official SOIC-16 D-package pinout per SLUS170B datasheet |
| AUX (Pin 1) | Auxiliary output driver | Sources 0.5 A / sinks 1 A; inverted relative to INPUT rising edge; high-Z in sleep mode |
| ENBL (Pin 2) | Enable input | TTL-compatible (0.8–1.2 V threshold); asserts 220-μA sleep mode when ≤ 0.8 V |
| GND (Pin 3) | Power and signal reference | Return path for all output sink currents; must be low-inductance to prevent ringing below 0 V |
| INPUT (Pin 4) | PWM input | TTL-compatible (0.8–2 V threshold); 0–20 V tolerant; triggers both output transitions and delays |
| PWR (Pin 5) | Power output driver | Sources 1 A / sinks 2 A; active-low in sleep mode regardless of VCC voltage |
| T1 (Pin 6) | Delay programming / ZVS sense | Resistor-to-GND sets AUX→PWR delay; pulled below 2.5 V for immediate PWR activation |
| T2 (Pin 7) | Delay programming / ZVS sense | Resistor-to-GND sets PWR→AUX delay; pulled below 2.5 V for immediate AUX activation |
| VCC (Pin 8) | Supply input | 7–20 V operation; requires local bypass capacitor due to peak gate-drive current demands |
| VREF (Pin 9) | Internal reference output | Provides stable 3-V reference for external timing or sensing circuitry |
| S (Pin 10) | Unused / No-connect | Not internally connected; must be left floating or tied to GND per design guidelines |
| Q (Pin 11) | Unused / No-connect | Not internally connected; must be left floating or tied to GND per design guidelines |
| R (Pin 12) | Unused / No-connect | Not internally connected; must be left floating or tied to GND per design guidelines |
| TIMER (Pin 13) | Unused / No-connect | Not internally connected; must be left floating or tied to GND per design guidelines |
| VREF (Pin 14) | Internal reference output | Duplicate 3-V reference output; may be paralleled with Pin 9 for higher current capability |
| BIAS (Pin 15) | Internal bias node | Internal analog bias point; must be left unconnected - not for external use |
| ENABLE (Pin 16) | Redundant enable input | Electrically identical to Pin 2 (ENBL); used for layout flexibility or noise immunity redundancy |
Key Features
| Feature | Design Value |
|---|---|
| Independent T1/T2 delay programming | Enables precise dead-time tuning between AUX and PWR outputs using only two external resistors |
| True zero-voltage sensing on T1/T2 | Allows immediate output activation when external circuit voltage drops below ~2.5 V - no external comparator needed |
| Active-low PWR in sleep mode | Guarantees safe default state for high-side FETs during standby, eliminating need for external pull-downs |
| Single PWM input interface | Reduces controller complexity by accepting one signal to coordinate both complementary outputs and delays |
| 1-MHz maximum switching frequency | Supports high-frequency power conversion designs including multi-MHz LLC auxiliary stages |
Applications
| Forward Converter Active Reset | Synchronous Rectification |
|---|---|
Use Scenario: Forward converter with active clamp reset using an N-channel MOSFET driven by UC3715DP's PWR output. IC Role / Device Role / Timing Role: UC3715DP generates precisely timed, non-overlapping drive signals for main and clamp switches to achieve zero-voltage turn-on and reduce switching losses. Use Value: Enables >90% efficiency at 300 kHz by eliminating diode conduction loss and minimizing transformer core reset stress. | Use Scenario: Secondary-side synchronous rectification in isolated DC-DC supplies using dual N-channel MOSFETs. IC Role / Device Role / Timing Role: UC3715DP drives high-side and low-side rectifiers with adjustable dead-time to prevent shoot-through while maintaining ZVS conditions. Use Value: Reduces secondary conduction loss by 40% versus Schottky diodes, improving thermal margin in compact 48 V–12 V telecom modules. |
| Active Clamp Flyback | Isolated Gate Driver Interface |
Use Scenario: Flyback converter with active clamp circuit to recover leakage energy and limit voltage spikes. IC Role / Device Role / Timing Role: UC3715DP controls clamp switch timing relative to primary switch off-event via T2 delay, ensuring clamp capacitor charges before primary reactivation. Use Value: Limits drain voltage to <1.2× input, allowing use of 600-V MOSFETs instead of 800-V parts - lowering BOM cost by 18%. | Use Scenario: Isolated gate driver stage where UC3715DP conditions and retimes PWM signals before optocoupler or transformer isolation. IC Role / Device Role / Timing Role: UC3715DP reshapes noisy or slow-rising controller outputs into clean, fast-edged gate drive with programmable delays for timing alignment. Use Value: Eliminates false triggering in isolated half-bridges caused by propagation skew, improving system reliability in motor drive inverters. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar complementary FET driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UC3715D | SOIC-8 package; lacks VREF, BIAS, ENABLE, and redundant pins - only 8 functional pins mapped | Same timing and drive specs but no reference output or layout redundancy; limited routing flexibility | Select UC3715D for space-constrained designs where reference output and pin redundancy are unnecessary |
| UCC27201D | Higher drive strength (4-A sink), integrated bootstrap diode, 5-V logic compatible, no T1/T2 delay pins | Designed for half-bridge gate driving with bootstrap supply; no built-in dead-time generation or ZVS sensing | Select UCC27201D when driving high-side N-FETs with bootstrap and requiring higher peak current, not programmable delays |
Compared with UC3715D, UC3715DP provides additional reference outputs and pin redundancy for robust layout; compared with UCC27201D, it offers unique T1/T2 delay and zero-voltage sensing - making UC3715DP irreplaceable for active clamp and ZVS-critical topologies.
Availability
UC3715DP is available at Aetrix Electronics and suitable for forward converters, active clamp flyback supplies, synchronous rectifier modules, and isolated gate driver interfaces requiring stable component supply and long-term industrial availability.
Supply support for UC3715DP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions for industrial, automotive, and communications markets.
The UC3715DP belongs to TI's legacy complementary FET driver product line, engineered specifically for soft-switching power converter topologies requiring independent dead-time control and zero-voltage detection capability.
FAQ
What is the operating temperature range for the UC3715DP?
The UC3715DP is specified for operation from 0°C to 70°C ambient temperature. This commercial-grade range aligns with its target applications in telecom power supplies and industrial DC-DC modules where full industrial (–40°C to 85°C) rating is not required. The device's thermal design supports continuous 2-A sink current within this range when properly heatsinked and PCB-layout optimized.
How does the UC3715DP implement zero-voltage switching (ZVS) support?
The UC3715DP implements ZVS support through true zero-voltage sensing on its T1 and T2 pins: pulling either pin below ~2.5 V immediately activates the corresponding output (PWR or AUX), bypassing the programmed delay. This allows direct connection to resonant tank voltage nodes - enabling instantaneous switch turn-on when voltage crosses zero - a critical function for ZVS in LLC and active clamp topologies. The UC3715DP datasheet confirms this behavior in Figure 8 and the PIN DESCRIPTIONS section.
Can the UC3715DP drive both high-side and low-side N-channel MOSFETs in a synchronous rectifier?
Yes, the UC3715DP can drive both high-side and low-side N-channel MOSFETs in a synchronous rectifier configuration. Its PWR output delivers 1-A source / 2-A sink and AUX delivers 0.5-A source / 1-A sink - sufficient for typical 30–60 V secondary-side gate drive. However, high-side drive requires external level-shifting (e.g., charge pump or isolated supply), as UC3715DP lacks integrated high-side bootstrap or level-shift circuitry. Figure 11 in the UC3715DP datasheet demonstrates this exact implementation.
What is the purpose of the duplicate VREF pins (Pin 9 and Pin 14) on the UC3715DP?
The UC3715DP features two VREF pins (9 and 14) providing identical 3-V internal reference outputs. This duplication improves layout flexibility and current capacity: designers may use one pin for timing resistor biasing and the other for auxiliary circuitry (e.g., comparator reference or ADC scaling), or parallel them to supply up to 10 mA total while maintaining regulation. Unlike UC3715D (SOIC-8), the UC3715DP's SOIC-16 package enables this redundancy to support complex power stage monitoring without external references.
Is the UC3715DP pin-compatible with earlier UCx715 variants like UC2715DP?
No, the UC3715DP is not pin-compatible with UC2715DP. Although both are SOIC-16 packages, their pin functions differ significantly: UC2715DP supports –40°C to 85°C operation and maps certain pins (e.g., ENABLE) differently, while UC3715DP is rated for 0°C to 70°C and assigns VREF, BIAS, and redundant pins per SLUS170B Rev B. The datasheet explicitly lists UC3715DP as obsolete in the PACKAGE OPTION ADDENDUM, confirming distinct qualification and pinout - substitution requires schematic and layout revision.
UC3715DP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Driven Configuration:
- Low-Side
- Channel Type:
- Synchronous
- Number of Drivers:
- 2
- Gate Type:
- N-Channel, P-Channel MOSFET
- Voltage - Supply:
- 7V ~ 20V
- Logic Voltage - VIL, VIH:
- 0.8V, 2V
- Current - Peak Output (Source, Sink):
- 1A, 2A
- Input Type:
- Non-Inverting
- High Side Voltage - Max (Bootstrap):
- -
- Rise / Fall Time (Typ):
- 30ns, 25ns
- Operating Temperature:
- 0°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
UC3715DP FAQ
1.How can I place an order for UC3715DP through Aetrix?
Please submit a Request for Quotation (RFQ) for UC3715DP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UC3715DP reliable?
The price and inventory of UC3715DP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UC3715DP is usually 5 days.
3.What payment methods are accepted for UC3715DP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UC3715DP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UC3715DP?
UC3715DP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UC3715DP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UC3715DP?
For technical support, including UC3715DP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UC3715DP requirements.
6.How does Aetrix verify that UC3715DP is sourced from the original manufacturer or authorized distributors?
All UC3715DP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UC3715DP meets industry standards.
7.What is the process for return or replacement of UC3715DP?
All UC3715DP units undergo pre-shipment inspection (PSI). If there is an issue with UC3715DP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UC3715DP part is unused and in its original packaging.
Return procedure for UC3715DP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UC3715DP Tags

-
ZXGD3009E6TA
Diodes Incorporated

-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments

-
MCP1416T-E/OT
Microchip Technology

-
MCP1402T-E/OT
Microchip Technology

-
MCP1415T-E/OT
Microchip Technology

-
MCP1401T-E/OT
Microchip Technology

-
IX4428NTR
Littelfuse Inc.

-
IRS2005STRPBF
Infineon Technologies

-
IRS2008STRPBF
Infineon Technologies

-
IX4310TTR
Littelfuse Inc.

-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

