Texas Instruments UCC27323DGN
- Part No.:
- UCC27323DGN
- Manufacturer:
- Texas Instruments
- Category:
- Gate Drivers
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Datasheet:
-
UCC27323DGN.pdf
- Description:
- IC GATE DRVR LOW-SIDE 8MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:680
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UCC27323DGN from Texas Instruments is a dual low-side MOSFET driver with dual-inverting logic configuration, delivering ±4-A peak output current at the Miller plateau region, 20-ns rise/15-ns fall time (1.8-nF load), and operation across 4.5–15-V supply voltage - used to drive high-power N-channel MOSFETs in synchronous buck converters and half-bridge topologies.
For engineers reviewing the UCC27323DGN datasheet, UCC27323DGN pinout, UCC27323DGN application, or UCC27323DGN equivalent, key selection criteria include confirmed dual-inverting output behavior, MSOP-PowerPAD thermal performance (RθJA = 56.6°C/W), ±4-A Miller-region drive capability, and compatibility with fast PWM controllers requiring sub-40-ns propagation delay.
Technical Context
The UCC27323DGN implements a Bi-CMOS hybrid output stage-parallel bipolar and MOSFET transistors-that sustains ±4-A peak sourcing/sinking even at VDD = 4.5 V, enabling robust gate drive during critical Miller plateau transitions. Its TTL/CMOS-compatible inputs feature wide hysteresis (VIN_H = 1.6–2.5 V, VIN_L = 0.8–1.5 V) and are supply-voltage independent.
As a dual-inverting driver, both OUTA and OUTB invert their respective inputs (INA, INB); unused inputs must be tied to VDD or GND. Propagation delays are asymmetric: tD1 = 25–40 ns (IN↑→OUT↓), tD2 = 35 ns (IN↓→OUT↑), supporting precise timing control in phase-shifted or complementary-switching configurations.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Configuration | Dual inverting - both outputs invert input signals; required for driving high-side P-MOSFETs or configuring complementary low-side pairs. |
| Peak Output Current | ±4 A at Miller plateau - enables rapid charging/discharging of large-Qg MOSFETs (e.g., >100 nC) without external boost circuitry. |
| Rise/Fall Time | 20 ns / 15 ns @ 1.8-nF load - ensures <50-ns total switching window, suitable for >1-MHz DC-DC converters. |
| Supply Voltage Range | 4.5 V to 15 V - supports 5-V, 12-V, and wide-input industrial rails; maintains full drive strength down to minimum VDD. |
| Propagation Delay | tD1 = 25–40 ns, tD2 = 35 ns - low and predictable latency enables tight dead-time control in bridge drivers. |
| Input Threshold Hysteresis | VIN_H = 1.6–2.5 V, VIN_L = 0.8–1.5 V - ≥0.8-V hysteresis rejects noise on PWM lines in noisy power-stage environments. |
| Junction Temp Range | –40°C to +125°C - qualified for automotive under-hood and industrial motor-control ambient conditions. |
Pinout & Package
UCC27323DGN uses an 8-pin MSOP package with exposed PowerPAD (DGN), measuring 3.00 mm × 3.00 mm, where the PowerPAD is electrically connected to GND and provides low thermal resistance (RθJB = 32.6°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| N/C | No internal connection | Pin 1: Must not be bonded or routed; floating or grounded - no electrical function. |
| INA | Inverting input A | Drives OUTA with logic inversion; requires fast-edge input (<200 ns) and must be tied to VDD or GND if unused. |
| GND | Power and signal reference | Pin 3: Primary ground return; must connect directly to MOSFET source and PowerPAD for minimal loop inductance. |
| INB | Inverting input B | Drives OUTB with logic inversion; identical electrical specs to INA; same tie-off requirement when unused. |
| N/C | No internal connection | Pin 8: Internally unconnected; no routing or termination needed. |
| OUTA | Inverting output A | Delivers ±4-A peak into MOSFET gate; low-impedance output reduces ringing and eliminates need for external Schottky clamps in most cases. |
| OUTB | Inverting output B | Independent channel with identical drive specs; supports paralleling with OUTA for 8-A aggregate drive (requires matched layout). |
| VDD | Positive supply rail | Pin 6: Powers both channels; requires local 0.1-μF ceramic + 1-μF bulk bypass to sustain peak current without rail collapse. |
Key Features
| Feature | Design Value |
|---|---|
| Bi-CMOS hybrid output stage | Combines bipolar and MOSFET transistors in parallel to maintain ±4-A drive capability even at VDD = 4.5 V - avoids low-voltage droop common in pure CMOS drivers. |
| Constant-current Miller-region drive | Delivers regulated ±4-A during Miller plateau (VGS ≈ 4–6 V), minimizing switching losses in high-Qg MOSFETs without external current-limiting components. |
| Industry-standard pinout | Pin-compatible with legacy SOIC-8 dual drivers (e.g., UCC27323D), enabling drop-in upgrade to thermally enhanced DGN package without PCB redesign. |
| TTL/CMOS input thresholds with hysteresis | Input logic levels fixed across 4.5–15-V VDD, with ≥0.8-V hysteresis - eliminates level-shifter requirements and improves noise immunity in mixed-voltage systems. |
| Outputs paralleled for higher drive | OUTA and OUTB can be shorted externally (with matched gate resistors) to deliver up to 8-A peak - supports ultra-low-RDS(on) GaN or SiC FETs requiring >5-A gate current. |
Applications
| Server VRM Power Stage | Solar Microinverter Half-Bridge |
|---|---|
|
Use Scenario: Driving parallel N-channel MOSFETs in multiphase buck converters supplying CPU core voltage (0.8–1.2 V @ >200 A). IC Role / Device Role: Dual-inverting low-side driver providing synchronized, high-slew-rate gate control to minimize conduction loss and cross-conduction risk. Use Value: ±4-A peak current ensures <20-ns turn-on for 150-nC Qg MOSFETs, reducing switching loss by >15% vs. 2-A drivers at 1-MHz operation. |
Use Scenario: Controlling leg switches in single-phase transformerless solar microinverters operating at 50–100 kHz. IC Role / Device Role: Dual low-side driver for IGBT or SiC MOSFET half-bridge, handling bidirectional reactive current and anti-shoot-through timing. Use Value: 35-ns max propagation delay asymmetry enables precise dead-time tuning to prevent shoot-through while maintaining >98.5% efficiency. |
| Industrial Motor Control Gate Driver | UPS Inverter Stage |
|
Use Scenario: Gate-driving six-pack IGBT modules in 3-phase VFDs for HVAC compressors and pumps (400–690 V bus). IC Role / Device Role: Dual-inverting driver per half-bridge leg, paired with isolated gate transformers or bootstrap supplies for high-side referencing. Use Value: –40°C to +125°C rating and 125°C TJ limit ensure reliable operation in enclosed cabinets with ambient >70°C. |
Use Scenario: Driving parallel MOSFETs in double-conversion online UPS inverters delivering clean 230 VAC sine wave at 1–5 kVA. IC Role / Device Role: Low-side driver for H-bridge output stage, managing high peak currents during battery-to-AC conversion under transient loads. Use Value: MSOP-PowerPAD package lowers RθJA to 56.6°C/W - reduces junction temperature rise by 22°C vs. SOIC-8, extending lifetime in thermally constrained enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual low-side MOSFET driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCC27324DGN | Dual noninverting output logic (vs. UCC27323DGN's dual inverting); otherwise identical specs, pinout, and thermal performance. | Required where PWM controller outputs match MOSFET gate polarity directly (e.g., standard half-bridge with N-ch high-side driven by level shifter). | Select UCC27324DGN only when noninverting behavior is explicitly needed; logic mismatch causes functional failure if substituted blindly. |
| LM5112MG/NOPB | Single-channel 5-A peak driver in 8-pin MSOP; no dual-output integration; higher 5-A rating but lacks channel independence and paralleling capability. | Suitable for space-constrained single-FET applications (e.g., active clamp, synchronous rectifier), not for dual-leg bridge control. | Choose LM5112MG/NOPB only for single-output needs; UCC27323DGN provides two independent, synchronizable channels in same footprint. |
Compared with UCC27324DGN, the UCC27323DGN enables direct interface to inverting PWM controllers without logic inversion; compared with LM5112MG/NOPB, it delivers dual-channel coordination and layout simplicity for bridge topologies - making it optimal for half-bridge, synchronous buck, and three-phase inverter legs.
Availability
UCC27323DGN is available at Aetrix Electronics and suitable for switch-mode power supplies, solar microinverters, and industrial motor control systems requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for UCC27323DGN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and power management ICs, with leadership in high-reliability industrial and automotive-grade components.
The UCC27323DGN belongs to TI's UCCx732x dual MOSFET driver product line, engineered specifically for high-efficiency, high-frequency power conversion where precise timing, high peak current, and thermal resilience are critical.
FAQ
What logic configuration does the UCC27323DGN implement?
The UCC27323DGN implements dual-inverting logic: both OUTA and OUTB invert their respective inputs (INA and INB). This is confirmed in the device comparison table and truth table of the datasheet. It differs from UCC27324DGN (dual noninverting) and UCC27325DGN (mixed). Using UCC27323DGN with noninverting PWM signals requires external inversion or logic adjustment to avoid functional misoperation.
Can the two outputs of the UCC27323DGN be paralleled for higher drive current?
Yes, the UCC27323DGN supports paralleling of OUTA and OUTB to achieve up to 8-A peak drive current. TI specifies this in Section 8.2.2.2, requiring matched PCB routing (shorted INA/INB near the IC and OUTA/OUTB tied together), fast input edges (>20 V/µs), and optionally split gate resistors to balance channel dynamics. The bi-CMOS architecture ensures current sharing without external ballasting.
What is the thermal advantage of the UCC27323DGN's MSOP-PowerPAD package?
The UCC27323DGN's MSOP-PowerPAD (DGN) package achieves RθJA = 56.6°C/W - 47% lower than the SOIC-8 (D) variant (107.3°C/W). This is due to the exposed GND-connected PowerPAD that enhances heat transfer to the PCB. At 1-W dissipation, junction-to-ambient rise is reduced by ~28°C, directly improving reliability and enabling higher sustained output current in compact layouts.
Does the UCC27323DGN require external Schottky clamping diodes?
No, the UCC27323DGN's low-impedance output stage and integrated body-diode path provide sufficient undershoot/overshoot protection for most MOSFET gate drives. Section 7.3.2 states external Schottky clamps are "not required in many cases" due to the driver's ability to sink/source ±4-A and its low output impedance - verified by typical application waveforms showing clean edges without ringing.
What is the minimum recommended VDD bypass capacitance for the UCC27323DGN?
Texas Instruments recommends a minimum 0.1-μF ceramic capacitor placed directly between VDD and GND pins (pins 6 and 3), plus a bulk capacitor ≥1 μF (low-ESR type) in parallel. This dual-capacitor network maintains low AC impedance across 100 kHz–100 MHz, preventing supply rail collapse during ±4-A transient current pulses - a requirement explicitly stated in Section 8.2.2.3 of the UCC27323DGN datasheet.
UCC27323DGN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Driven Configuration:
- Low-Side
- Channel Type:
- Independent
- Number of Drivers:
- 2
- Gate Type:
- N-Channel, P-Channel MOSFET
- Voltage - Supply:
- 4.5V ~ 15V
- Logic Voltage - VIL, VIH:
- 1V, 2V
- Current - Peak Output (Source, Sink):
- 4A, 4A
- Input Type:
- Inverting
- High Side Voltage - Max (Bootstrap):
- -
- Rise / Fall Time (Typ):
- 20ns, 15ns
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-HVSSOP
UCC27323DGN FAQ
1.How can I place an order for UCC27323DGN through Aetrix?
Please submit a Request for Quotation (RFQ) for UCC27323DGN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UCC27323DGN reliable?
The price and inventory of UCC27323DGN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UCC27323DGN is usually 5 days.
3.What payment methods are accepted for UCC27323DGN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UCC27323DGN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UCC27323DGN?
UCC27323DGN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UCC27323DGN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UCC27323DGN?
For technical support, including UCC27323DGN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UCC27323DGN requirements.
6.How does Aetrix verify that UCC27323DGN is sourced from the original manufacturer or authorized distributors?
All UCC27323DGN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UCC27323DGN meets industry standards.
7.What is the process for return or replacement of UCC27323DGN?
All UCC27323DGN units undergo pre-shipment inspection (PSI). If there is an issue with UCC27323DGN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UCC27323DGN part is unused and in its original packaging.
Return procedure for UCC27323DGN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UCC27323DGN Tags

-
ZXGD3009E6TA
Diodes Incorporated

-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments

-
MCP1416T-E/OT
Microchip Technology

-
MCP1402T-E/OT
Microchip Technology

-
MCP1415T-E/OT
Microchip Technology

-
MCP1401T-E/OT
Microchip Technology

-
IX4428NTR
Littelfuse Inc.

-
IRS2005STRPBF
Infineon Technologies

-
IRS2008STRPBF
Infineon Technologies

-
IX4310TTR
Littelfuse Inc.

-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

