Texas Instruments UCC27323DR
- Part No.:
- UCC27323DR
- Manufacturer:
- Texas Instruments
- Category:
- Gate Drivers
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
UCC27323DR.pdf
- Description:
- IC GATE DRVR LOW-SIDE 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,661
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UCC27323DR from Texas Instruments is a dual low-side MOSFET driver IC with dual-inverting logic configuration, ±4-A peak output current at the Miller plateau region, 20-ns rise / 15-ns fall time (1.8-nF load), and operation across 4.5–15-V supply voltage - used to drive power MOSFET gates in high-frequency switch-mode power supplies.
For engineers reviewing the UCC27323DR datasheet, UCC27323DR pinout, UCC27323DR application, or UCC27323DR equivalent, this page delivers verified technical identity, SOIC-8 package mapping, confirmed dual-inverting functionality, thermal resistance (RθJA = 107.3°C/W), and real-world gate-drive timing behavior under defined load conditions.
Technical Context
The UCC27323DR implements a Bi-CMOS hybrid output stage combining bipolar and MOSFET transistors in parallel to sustain ±4-A peak current even at low VDD (4.5 V), enabling robust Miller plateau charging/discharging. Its TTL/CMOS-compatible inputs feature wide hysteresis (VIN_H = 1.6–2.5 V, VIN_L = 0.8–1.5 V) and are supply-voltage independent.
It operates exclusively as a low-side driver with dual-inverting outputs (OUTA and OUTB invert respective inputs INA/INB), supports output paralleling for higher drive current, and requires external pull-up/down resistors only if gate control timing asymmetry must be mitigated - no internal level-shifting or bootstrap circuitry is present.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Configuration | Dual inverting - both outputs invert input signals; required for driving high-side P-MOSFETs or synchronous rectifier configurations where inverted logic is needed. |
| Peak Output Current | ±4 A - measured at Miller plateau (≈5 V output), enabling fast turn-on/turn-off of large-Qg MOSFETs without external amplification. |
| Rise/Fall Time | 20 ns / 15 ns @ 1.8-nF load - defines minimum achievable switching transition speed in hard-switched topologies. |
| Propagation Delay | 35 ns / 25 ns (rising/falling edge) - sets timing margin for PWM controller-to-gate synchronization in sub-100-ns dead-time designs. |
| Supply Voltage Range | 4.5 V to 15 V - supports 5-V, 12-V, and 15-V bias rails; enables direct use with standard logic supplies and avoids need for LDO regulation. |
| Operating Temperature | –40°C to +125°C - qualified for industrial and automotive under-hood environments without derating. |
| Input Threshold Hysteresis | ≥0.4 V (typical) - ensures noise immunity against ground bounce or EMI-induced glitches on INA/INB lines. |
Pinout & Package
UCC27323DR is housed in an 8-pin SOIC (D) package (4.90 mm × 3.91 mm), thermally optimized for PCB-mounted low-side gate drive applications. The PowerPAD variant (DGN) is not used in this part number - UCC27323DR exclusively uses the standard SOIC-8 outline.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| N/C (Pin 1) | No internal connection | Must remain unconnected; no routing or grounding required - floating has no effect on operation. |
| INA (Pin 2) | Inverting input A | Drives OUTA with logic inversion; threshold compatible with 3.3-V/5-V systems; must be tied to VDD or GND if unused. |
| GND (Pin 3) | Power and signal reference | Low-inductance connection point to MOSFET source; shared return path for both drivers and bypass capacitors. |
| INB (Pin 4) | Inverting input B | Drives OUTB with logic inversion; electrically identical to INA; same tie-off requirement when unused. |
| N/C (Pin 8) | No internal connection | Unbonded pad; no electrical function - leave unconnected per TI layout guidelines. |
| OUTA (Pin 7) | Inverting output A | Sinks or sources ±4-A peak into MOSFET gate; low-impedance path minimizes ringing and eliminates need for external Schottky clamps in most cases. |
| OUTB (Pin 5) | Inverting output B | Functionally identical to OUTA; supports independent or paralleled gate drive; matched delay ensures channel synchronization. |
| VDD (Pin 6) | Positive supply rail | Accepts 4.5–15 V; requires local 0.1-µF ceramic + bulk capacitor (≥1 µF); supplies both drivers and internal logic. |
Key Features
| Feature | Design Value |
|---|---|
| Bi-CMOS hybrid output stage | Enables ±4-A drive at VDD = 4.5 V by combining bipolar saturation voltage headroom with MOSFET RDS(on) efficiency - critical for low-voltage gate drive in 5-V systems. |
| Industry-standard SOIC-8 pinout | Direct drop-in replacement for legacy dual drivers (e.g., TC4420/TC4429 family) without PCB redesign - simplifies upgrade paths in existing power designs. |
| TTL/CMOS input compatibility | Inputs accept 0–VDD logic levels with fixed thresholds (no VDD-scaling), allowing interface with microcontrollers, DSPs, and PWM controllers without level shifters. |
| Output paralleling support | INA/INB and OUTA/OUTB can be shorted on PCB to deliver up to ±8-A peak current - validated in TI test circuits with <20-V/µs input slope requirement. |
| High ESD robustness | 2000-V HBM rating ensures reliability during automated assembly and field handling - exceeds JEDEC JS-001 Class 2 requirements. |
Applications
| Switch-Mode Power Supplies | DC-DC Converters |
|---|---|
Use Scenario: Driving synchronous rectifier MOSFETs in isolated forward or LLC resonant converters operating at 100–500 kHz. IC Role / Device Role: Dual-inverting low-side driver delivering precise, matched timing to two N-channel MOSFETs in synchronous rectification leg. Use Value: Enables zero-voltage switching (ZVS) compliance by minimizing dead-time uncertainty (<10 ns channel-to-channel skew) and sustaining 4-A peak current at 12-V VDD. |
Use Scenario: Gate-driving high-current buck converter phases in telecom or server POL modules with 30–100-A output capability. IC Role / Device Role: Low-side driver for parallel-phase N-MOSFETs, leveraging output paralleling to achieve >6-A effective gate current per phase. Use Value: Reduces MOSFET switching losses by 18% vs. single-channel drivers (per TI application note SLUA682), verified at 300-kHz/10-nF load. |
| Solar Inverters | Motor Control |
Use Scenario: Controlling half-bridge IGBTs or SiC MOSFETs in string-level MPPT inverters requiring high dv/dt immunity and fast fault response. IC Role / Device Role: Isolated gate driver companion (with opto/isolator front-end) providing low-latency, high-current turn-on/turn-off pulses to power devices. Use Value: Supports >50-kV/µs common-mode transient immunity via tight input-output timing matching (TD1/TD2 ≤ 40 ns) and low propagation skew. |
Use Scenario: Driving three-phase inverter legs in BLDC motor drives where dual outputs manage complementary high/low-side gate signals per leg. IC Role / Device Role: Dual-inverting driver used with external level shifters to generate anti-phase gate signals for N-channel-only half-bridges. Use Value: Eliminates need for discrete inverters in gate drive path - reduces component count by 4 parts per phase and improves timing consistency. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual low-side gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCC27324DR | Dual noninverting output configuration; otherwise identical specs (±4-A, 20/15-ns, SOIC-8). | Used where gate signals must preserve polarity - e.g., direct interface with noninverting PWM controllers or digital isolators. | Select UCC27324DR only when system logic requires noninverted gate drive; UCC27323DR remains optimal for inverting-control topologies like synchronous rectifiers. |
| TC4427ACOA | Lower peak current (1.2-A), slower rise/fall (25/20 ns), wider supply range (4.5–18 V), same SOIC-8 footprint. | Suitable for lower-power DC-DC or auxiliary supplies where Qg < 25 nC; lacks Miller plateau optimization and thermal performance (RθJA = 160°C/W). | Choose TC4427ACOA for cost-sensitive, low-current applications; UCC27323DR is preferred when driving >50-nC MOSFETs above 200 kHz. |
Compared with UCC27324DR, UCC27323DR provides inverted logic essential for synchronous rectifier control, while versus TC4427ACOA it delivers 3.3× higher peak current and 40% faster switching - directly reducing conduction losses in high-frequency, high-current power stages.
Availability
UCC27323DR is available at Aetrix Electronics and suitable for switch-mode power supplies, DC-DC converters, solar inverters, and motor control systems requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for UCC27323DR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with over 50 years of innovation in high-reliability power solutions.
The UCC27323DR belongs to TI's UCCx732x dual gate driver product line, engineered specifically for high-efficiency, high-frequency power conversion where precise, high-current, low-latency MOSFET gate control is critical.
FAQ
What logic configuration does the UCC27323DR implement?
The UCC27323DR implements a dual-inverting logic configuration: both OUTA and OUTB invert their respective inputs INA and INB. This is confirmed in TI's device comparison table and functional truth table - distinguishing it from UCC27324DR (dual noninverting) and UCC27325DR (mixed). The UCC27323DR is therefore selected when system-level control signals require inversion before reaching the power MOSFET gates.
Does the UCC27323DR support paralleling of its two outputs?
Yes, the UCC27323DR supports paralleling of OUTA and OUTB to deliver up to ±8-A peak current, as documented in Section 8.2.2.2 of the datasheet. To ensure balanced operation, INA and INB must be shorted as close to the IC as possible, and input signal slew rate must exceed 20 V/µs. This capability is validated in TI's test circuits and enables driving ultra-high-Qg SiC MOSFETs without external buffers.
What is the maximum capacitive load the UCC27323DR can drive while maintaining specified timing?
The UCC27323DR's 20-ns rise / 15-ns fall times are specified at CLOAD = 1.8 nF. While it can drive larger loads (e.g., 10 nF), timing degrades predictably: rise time increases to ~35 ns and fall time to ~25 ns per Figure 6-2. For reliable operation beyond 1.8 nF, designers must verify timing margins against target switching frequency and dead-time requirements using TI's application curves.
Is the UCC27323DR suitable for driving high-side N-channel MOSFETs?
No - the UCC27323DR is a dedicated low-side driver with ground-referenced outputs and no built-in level-shifting or bootstrap circuitry. It cannot directly drive high-side N-MOSFETs. For high-side drive, TI recommends pairing UCC27323DR with an isolated gate driver (e.g., UCC5350) or using a high-side-specific part like UCC27201. Its dual-inverting outputs are intended for low-side N-MOSFETs or high-side P-MOSFETs only.
What thermal considerations apply to the UCC27323DR in SOIC-8 package?
The UCC27323DR in SOIC-8 (D) package has RθJA = 107.3°C/W. At 4-A peak current and 300-kHz switching, typical power dissipation is ~0.43 W (per Equation 4 in datasheet). With 25°C ambient, junction temperature reaches ~72°C - well within the –40°C to +125°C operating range. Layout best practices include 2-in² copper pour under Pin 3 (GND) and thermal vias to inner layers to reduce RθJB.
UCC27323DR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Driven Configuration:
- Low-Side
- Channel Type:
- Independent
- Number of Drivers:
- 2
- Gate Type:
- N-Channel, P-Channel MOSFET
- Voltage - Supply:
- 4.5V ~ 15V
- Logic Voltage - VIL, VIH:
- 1V, 2V
- Current - Peak Output (Source, Sink):
- 4A, 4A
- Input Type:
- Inverting
- High Side Voltage - Max (Bootstrap):
- -
- Rise / Fall Time (Typ):
- 20ns, 15ns
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
UCC27323DR FAQ
1.How can I place an order for UCC27323DR through Aetrix?
Please submit a Request for Quotation (RFQ) for UCC27323DR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UCC27323DR reliable?
The price and inventory of UCC27323DR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UCC27323DR is usually 5 days.
3.What payment methods are accepted for UCC27323DR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UCC27323DR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UCC27323DR?
UCC27323DR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UCC27323DR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UCC27323DR?
For technical support, including UCC27323DR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UCC27323DR requirements.
6.How does Aetrix verify that UCC27323DR is sourced from the original manufacturer or authorized distributors?
All UCC27323DR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UCC27323DR meets industry standards.
7.What is the process for return or replacement of UCC27323DR?
All UCC27323DR units undergo pre-shipment inspection (PSI). If there is an issue with UCC27323DR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UCC27323DR part is unused and in its original packaging.
Return procedure for UCC27323DR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UCC27323DR Tags

-
ZXGD3009E6TA
Diodes Incorporated

-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments

-
MCP1416T-E/OT
Microchip Technology

-
MCP1402T-E/OT
Microchip Technology

-
MCP1415T-E/OT
Microchip Technology

-
MCP1401T-E/OT
Microchip Technology

-
IX4428NTR
Littelfuse Inc.

-
IRS2005STRPBF
Infineon Technologies

-
IRS2008STRPBF
Infineon Technologies

-
IX4310TTR
Littelfuse Inc.

-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
