Texas Instruments UCC27325D
- Part No.:
- UCC27325D
- Manufacturer:
- Texas Instruments
- Category:
- Gate Drivers
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
UCC27325D.pdf
- Description:
- IC GATE DRVR LOW-SIDE 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:299
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UCC27325D from Texas Instruments is a dual low-side MOSFET driver with one inverting and one noninverting output channel, delivering ±4 A peak gate drive current at the Miller plateau region, operating from 4.5 V to 15 V supply, and featuring TTL/CMOS-compatible inputs independent of VDD - used in high-frequency synchronous rectification and half-bridge gate drive stages.
For engineers reviewing the UCC27325D datasheet, UCC27325D pinout, UCC27325D application, or UCC27325D equivalent, key selection criteria include output logic configuration (INVA/OUTA, NONINVA/OUTB), SOIC-8 thermal performance (RθJA = 107.3°C/W), Miller-region drive capability, and compatibility with fast-switching power topologies requiring sub-40 ns propagation delay.
Technical Context
The UCC27325D implements a BiPolar–MOSFET hybrid output stage that enables simultaneous high-current sourcing and sinking even at low VDD (≥4.5 V), minimizing shoot-through risk while maintaining constant-current behavior during the Miller plateau. Its input stage features wide hysteresis and voltage-independent TTL/CMOS thresholds (VIN_H = 1.6–2.5 V, VIN_L = 0.8–1.5 V), ensuring noise immunity across temperature (–40°C to +125°C).
Each channel operates independently: OUTA is inverting (intended for P-channel MOSFETs), OUTB is noninverting (intended for N-channel MOSFETs); both outputs swing rail-to-rail (GND to VDD) and support paralleling for combined 8-A drive. The device lacks internal level-shifting or high-side capability and requires external gate resistors for controlled slew rate.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Peak Output Current | ±4 A at Miller plateau - enables rapid MOSFET turn-on/turn-off under heavy capacitive gate loads (e.g., >10 nF) |
| Supply Voltage Range | 4.5 V to 15 V - supports wide-input industrial and telecom power rails without external regulation |
| Rise/Fall Time | 20 ns / 15 ns @ 1.8 nF - ensures <50 ns edge transitions critical for >500 kHz switching frequencies |
| Propagation Delay | 35 ns / 25 ns (TD1/TD2) - guarantees tight timing alignment between dual channels for synchronous operation |
| Input Threshold Logic | TTL/CMOS compatible, VDD-independent - interfaces directly with PWM controllers, microcontrollers, and FPGA I/O without level shifters |
| Operating Temperature | –40°C to +125°C - qualified for under-hood automotive, industrial motor drives, and solar inverter environments |
| Package Thermal Resistance | RθJA = 107.3°C/W (SOIC-8) - defines maximum power dissipation limit (~0.4 W at ΔT = 45°C ambient rise) |
Pinout & Package
UCC27325D is housed in an 8-pin SOIC (D) package measuring 4.90 mm × 3.91 mm, with exposed pad not connected internally. Pin functions are validated per TI SLUS492K Rev. K (Nov. 2023).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| N/C (Pin 1) | No internal connection | Must remain unconnected; no routing or grounding required |
| INA (Pin 2) | Inverting input A | Drives OUTA with logic inversion; must be tied to VDD or GND if unused - never left floating |
| GND (Pin 3) | Power ground reference | Low-inductance return path for both output channels; connect directly to MOSFET source terminals |
| INB (Pin 4) | Noninverting input B | Drives OUTB with same logic polarity; requires same tie-off discipline as INA |
| N/C (Pin 8) | No internal connection | Electrically isolated; no PCB trace or thermal pad connection needed |
| OUTA (Pin 7) | Inverting output A | Sinks/sources ±4 A to drive P-channel MOSFET gates; rail-to-rail swing (GND–VDD) |
| OUTB (Pin 5) | Noninverting output B | Sinks/sources ±4 A to drive N-channel MOSFET gates; rail-to-rail swing (GND–VDD) |
| VDD (Pin 6) | Positive supply input | Accepts 4.5–15 V; requires local 0.1 µF ceramic + bulk ≥1 µF bypassing per layout guidelines |
Key Features
| Feature | Design Value |
|---|---|
| Bi-CMOS hybrid output stage | Enables ±4 A drive at low VDD (4.5 V) by combining bipolar speed with MOSFET efficiency - avoids droop during Miller plateau |
| Independent TTL/CMOS inputs | Input thresholds fixed at ~1.2 V (VIL) and ~2.2 V (VIH) regardless of VDD - eliminates need for external bias networks |
| Wide input hysteresis | ~0.6 V typical hysteresis - rejects >1 V of EMI-induced noise on gate drive control lines in noisy power converter environments |
| Parallelable outputs | OUTA and OUTB can be wired together (with matched gate resistors) to deliver up to 8 A peak - supports high-current single-MOSFET applications |
| Industry-standard SOIC-8 pinout | Pin-compatible with legacy drivers (e.g., UCC3732x series) - allows drop-in replacement in existing layouts without redesign |
Applications
| Switch-Mode Power Supplies | Solar Inverters |
|---|---|
Use Scenario: Driving high-side and low-side N-channel MOSFETs in synchronous buck converters with 300–1000 kHz switching frequency. IC Role / Device Role: Low-side gate driver providing fast, high-current turn-on/turn-off for bottom FETs while enabling precise dead-time control via separate INB/INA signals. Use Value: Reduces conduction loss by minimizing MOSFET transition time; ±4 A peak current ensures full gate charge delivery within 25 ns at 10 nF load. |
Use Scenario: Gate driving dual N-channel MOSFETs in DC-DC boost stages of string inverters handling 600–1000 V DC input. IC Role / Device Role: Dual-channel driver delivering independent timing for interleaved boost phases, with OUTB driving main switch and OUTA controlling auxiliary clamp FET. Use Value: 125°C operating range supports uncooled outdoor enclosure mounting; SOIC-8 footprint simplifies thermal management vs. MSOP-PowerPAD variants. |
| Motor Control (BLDC) | Uninterruptible Power Supplies (UPS) |
Use Scenario: Driving three half-bridge legs (six MOSFETs) using three UCC27325D ICs in a 3-phase inverter for 1–5 kW BLDC motors. IC Role / Device Role: Per-leg dual driver where OUTB controls low-side switch (noninverting) and OUTA controls high-side bootstrap gate (inverting, referenced to floating source). Use Value: Matched propagation delays (<10 ns skew) ensure consistent phase timing; constant-current drive prevents shoot-through during commutation transients. |
Use Scenario: Gate driving parallel MOSFETs in offline UPS inverter stages operating at 50/60 Hz fundamental with 10–20 kHz PWM carrier. IC Role / Device Role: High-current buffer between DSP-based PWM generator and paralleled power switches, absorbing gate charge Qg > 100 nC per cycle. Use Value: Parallel output capability (OUTA+OUTB) delivers >7 A peak to charge large gate capacitances rapidly, reducing switching losses by >15% vs. single-channel drivers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual low-side gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCC27324D | Dual noninverting outputs (vs. UCC27325D's mixed inverting/noninverting); identical specs otherwise | Requires inverted PWM signal for channel A if replacing UCC27325D in existing inverting-path designs | Select when both outputs must follow same logic polarity; verify controller signal inversion capability before substitution |
| LM5113SD | Single-channel, high-side/low-side configurable driver with integrated bootstrap diode; 5-A peak, SOIC-8 | Not pin-compatible; requires redesign for dual-channel operation; supports high-side drive without external diode | Choose when high-side capability or higher 5-A drive is required; not suitable for direct UCC27325D replacement without layout change |
Compared with UCC27324D and LM5113SD, the UCC27325D uniquely provides asymmetric logic configuration in a standard SOIC-8 footprint - enabling compact half-bridge control where one leg requires inversion (e.g., bootstrap gate timing) and the other does not, without adding external inverters or changing PCB layout.
Availability
UCC27325D is available at Aetrix Electronics and suitable for switch-mode power supplies, solar inverters, and motor control systems requiring stable component supply, long-term industrial lifecycle support, and guaranteed SOIC-8 packaging consistency.
Supply support for UCC27325D includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, designing analog, embedded processing, and power management ICs for industrial, automotive, and communications markets.
The UCC27325D belongs to TI's UCCx732x dual gate driver product line, engineered specifically for high-efficiency, high-frequency power conversion where robust Miller-region drive, logic flexibility, and thermal reliability are critical.
FAQ
What logic configuration does the UCC27325D implement?
The UCC27325D implements one inverting channel (INA → OUTA) and one noninverting channel (INB → OUTB). This mixed configuration supports asymmetric gate drive requirements - for example, driving a high-side P-channel MOSFET with inverted logic while simultaneously controlling a low-side N-channel MOSFET with direct logic. Both inputs accept TTL/CMOS levels independent of VDD, and unused inputs must be tied to VDD or GND.
Can the UCC27325D drive high-side MOSFETs directly?
No, the UCC27325D is a dedicated low-side driver only and cannot directly drive high-side N-channel MOSFETs due to lack of level-shifting or floating supply capability. It can drive high-side P-channel MOSFETs via its inverting OUTA output, or serve as the low-side driver in bootstrap-based high-side configurations. For true high-side N-channel drive, a dedicated high-side or half-bridge driver (e.g., UCC272xx) is required.
What is the maximum capacitive load the UCC27325D can drive reliably?
The UCC27325D is characterized for 1.8 nF load in datasheet switching specs, but real-world operation supports ≥10 nF loads with appropriate gate resistors. At 10 nF and 300 kHz, power dissipation reaches ~0.43 W - requiring careful thermal design in SOIC-8. For >15 nF loads, paralleling OUTA and OUTB (with split gate resistors) extends effective drive capability while maintaining edge integrity and minimizing channel skew.
Does the UCC27325D require external bypass capacitors?
Yes, the UCC27325D requires two VDD bypass capacitors: a 0.1 µF ceramic capacitor placed as close as possible to Pin 6 (VDD) and Pin 3 (GND), plus a ≥1 µF low-ESR bulk capacitor (e.g., tantalum or polymer) in parallel. This dual-capacitor network maintains low impedance across 100 kHz–100 MHz, preventing supply rail collapse during ±4 A transient current pulses and suppressing switching noise coupling into sensitive control circuitry.
How does the UCC27325D handle unused input pins?
Unused input pins (INA and INB) on the UCC27325D must never be left floating - doing so risks erratic output behavior and increased EMI susceptibility. Each unused input must be tied directly to either VDD (for logic HIGH) or GND (for logic LOW) using a low-inductance connection. Pull-up/pull-down resistors are not recommended; hard connection ensures deterministic state and eliminates noise-induced false triggering during system startup or fault conditions.
UCC27325D Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Driven Configuration:
- Low-Side
- Channel Type:
- Independent
- Number of Drivers:
- 2
- Gate Type:
- N-Channel, P-Channel MOSFET
- Voltage - Supply:
- 4.5V ~ 15V
- Logic Voltage - VIL, VIH:
- 1V, 2V
- Current - Peak Output (Source, Sink):
- 4A, 4A
- Input Type:
- Inverting, Non-Inverting
- High Side Voltage - Max (Bootstrap):
- -
- Rise / Fall Time (Typ):
- 20ns, 15ns
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
UCC27325D FAQ
1.How can I place an order for UCC27325D through Aetrix?
Please submit a Request for Quotation (RFQ) for UCC27325D on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UCC27325D reliable?
The price and inventory of UCC27325D are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UCC27325D is usually 5 days.
3.What payment methods are accepted for UCC27325D?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UCC27325D transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UCC27325D?
UCC27325D orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UCC27325D order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UCC27325D?
For technical support, including UCC27325D datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UCC27325D requirements.
6.How does Aetrix verify that UCC27325D is sourced from the original manufacturer or authorized distributors?
All UCC27325D products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UCC27325D meets industry standards.
7.What is the process for return or replacement of UCC27325D?
All UCC27325D units undergo pre-shipment inspection (PSI). If there is an issue with UCC27325D, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UCC27325D part is unused and in its original packaging.
Return procedure for UCC27325D:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UCC27325D Tags

-
ZXGD3009E6TA
Diodes Incorporated

-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments

-
MCP1416T-E/OT
Microchip Technology

-
MCP1402T-E/OT
Microchip Technology

-
MCP1415T-E/OT
Microchip Technology

-
MCP1401T-E/OT
Microchip Technology

-
IX4428NTR
Littelfuse Inc.

-
IRS2005STRPBF
Infineon Technologies

-
IRS2008STRPBF
Infineon Technologies

-
IX4310TTR
Littelfuse Inc.

-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
