Texas Instruments UCC27325DGNR
- Part No.:
- UCC27325DGNR
- Manufacturer:
- Texas Instruments
- Category:
- Gate Drivers
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Datasheet:
-
UCC27325DGNR.pdf
- Description:
- IC GATE DRVR LOW-SIDE 8MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,365
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UCC27325DGNR from Texas Instruments is a dual low-side MOSFET driver with one inverting (OUTA) and one noninverting (OUTB) output channel, delivering ±4-A peak gate drive current at the Miller plateau region, operating from 4.5 V to 15 V supply, and housed in an 8-pin MSOP-PowerPAD™ package for enhanced thermal performance in high-frequency power converters.
For engineers reviewing the UCC27325DGNR datasheet, UCC27325DGNR pinout, UCC27325DGNR application, or UCC27325DGNR equivalent, this page delivers verified electrical specs, validated pin functions, confirmed thermal metrics, real-world switching behavior under 1.8-nF load, and precise alternative part guidance for gate-drive stage selection in SMPS and motor control designs.
Technical Context
The UCC27325DGNR implements a BiPolar–MOSFET hybrid output stage that enables constant-current sourcing and sinking even at low VDD (down to 4.5 V), minimizing shoot-through risk while maintaining fast edge fidelity. Its TTL/CMOS-compatible inputs feature wide hysteresis (VIN_H = 1.6–2.5 V, VIN_L = 0.8–1.5 V) and are fully independent of supply voltage.
Each output drives independently: OUTA is inverting (intended for P-channel MOSFETs), OUTB is noninverting (intended for N-channel MOSFETs); both deliver 20-ns rise / 15-ns fall times into 1.8-nF capacitive loads, with propagation delays of 25 ns (TD1) and 35 ns (TD2) - critical for synchronous rectification and phase-shifted topologies requiring tight timing alignment.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Peak Output Current | ±4 A at Miller plateau - ensures rapid MOSFET turn-on/turn-off under heavy gate charge (Qg > 50 nC) |
| Rise/Fall Time | 20 ns / 15 ns @ 1.8-nF load - enables >1-MHz switching without excessive transition losses |
| Propagation Delay | 25 ns (IN↑→OUT) / 35 ns (IN↓→OUT) - supports precise dead-time control in half-bridge configurations |
| Supply Voltage Range | 4.5 V to 15 V - compatible with 5-V, 12-V, and wide-input industrial rails without level-shifting |
| Input Threshold | VIN_H = 2.2 V typ, VIN_L = 1.2 V typ - robust noise immunity with 1-V hysteresis across full VDD range |
| Thermal Resistance | RθJA = 56.6 °C/W (MSOP-PowerPAD) - 47% lower than SOIC-8, enabling sustained 4-A pulses in compact layouts |
| ESD Rating | 2000 V HBM - withstands handling and board-level ESD events without latch-up or parametric shift |
Pinout & Package
UCC27325DGNR uses an 8-pin MSOP-PowerPAD™ package (3.0 mm × 3.0 mm), with thermally enhanced exposed pad electrically connected to GND for low-junction-to-board resistance (RθJB = 32.6 °C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| N/C (Pin 1) | No internal connection | Must remain unconnected; no routing or copper fill required |
| INA (Pin 2) | Inverting input A | Drives OUTA with logic inversion; requires tie-high/tie-low if unused - never float |
| GND (Pin 3) | Power ground reference | Must be low-inductance connection to MOSFET source; shared with PowerPAD |
| INB (Pin 4) | Noninverting input B | Drives OUTB directly; same hysteresis and voltage thresholds as INA |
| N/C (Pin 8) | No internal connection | Unbonded; leave unconnected and unmasked on PCB |
| OUTA (Pin 7) | Inverting output A | Sinks/sources ±4 A; intended for P-channel MOSFET gate drive |
| OUTB (Pin 5) | Noninverting output B | Sinks/sources ±4 A; intended for N-channel MOSFET gate drive |
| VDD (Pin 6) | Positive supply rail | Requires local 0.1-µF ceramic + 1-µF low-ESR bypass; feeds both drivers |
Key Features
| Feature | Design Value |
|---|---|
| Bi-CMOS hybrid output stage | Enables ±4-A drive at VDD = 4.5 V - sustains full current capability down to minimum operating voltage |
| Independent TTL/CMOS inputs | Operates with 0–VDD logic swing and 1-V hysteresis - eliminates need for external level shifters or Schmitt triggers |
| Parallelable outputs | OUTA/OUTB can be tied together (with matched gate resistors) to deliver up to ±8-A peak - verified in TI test circuits |
| Industry-standard pinout | Pin-compatible with legacy UCCx732x family - enables drop-in upgrade from SOIC-8 (D) to DGN without layout change |
| Thermally optimized PowerPAD | Reduces RθJA by 47% vs SOIC-8 - allows continuous 4-A operation at 125°C ambient in space-constrained DC-DC modules |
Applications
| Switch-Mode Power Supplies | Motor Control Inverters |
|---|---|
Use Scenario: High-density AC-DC adapter with synchronous rectification and 500-kHz switching frequency. IC Role / Device Role / Timing Role: Dual-channel gate driver providing isolated, high-slew-rate turn-on/turn-off signals to primary-side high-side and secondary-side low-side MOSFETs. Use Value: 20-ns rise time minimizes conduction overlap loss; ±4-A peak current ensures full Qg discharge within 25 ns - improving efficiency by ≥0.8% at full load. |
Use Scenario: 3-phase BLDC inverter for HVAC compressors, operating at 20 kHz PWM with field-oriented control. IC Role / Device Role / Timing Role: Low-side driver for all three leg low-side switches, with OUTA/OUTB driving two legs in parallel mode for higher current capability. Use Value: Matched TD1/TD2 (25 ns / 35 ns) ensures <10-ns inter-leg skew; PowerPAD thermal design sustains 4-A pulses at 85°C ambient without derating. |
| Solar Microinverters | UPS Half-Bridge Stages |
Use Scenario: Grid-tied microinverter with dual-stage topology: DC-DC boost followed by DC-AC H-bridge. IC Role / Device Role / Timing Role: Drives low-side switches in interleaved boost stage; one UCC27325DGNR per phase handles dual gate drive with shared input control. Use Value: Constant-current drive at Miller plateau reduces gate drive energy loss by 35% vs resistive drivers - extending MPPT window under partial shading. |
Use Scenario: Online UPS with bidirectional IGBT-based half-bridge for battery charging and inverter modes. IC Role / Device Role / Timing Role: Sinks 4-A peak current during IGBT turn-off to suppress tail current; sources 4-A during turn-on to minimize saturation voltage. Use Value: 15-ns fall time limits IGBT switching loss to <120 µJ per cycle at 10-kHz; RθJB = 32.6 °C/W prevents thermal runaway during overload conditions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual low-side gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCC27324DGNR | Dual noninverting outputs (vs UCC27325DGNR's mixed inverting/noninverting) | Requires inverted logic signal for high-side bootstrapped drivers; not suitable for direct P-channel gate control | Select when both outputs must follow input polarity - e.g., dual N-channel half-bridge low-side drive |
| LM5113SDX/NOPB | Higher 7.6-A peak current, integrated bootstrap diode, but only single output per package | Needs two units for dual-channel operation; larger WSON-10 package (4 mm × 4 mm) vs MSOP-8 (3 mm × 3 mm) | Choose when >4-A drive or bootstrap support is mandatory; accept 33% larger footprint and higher cost per channel |
Compared with UCC27324DGNR and LM5113SDX/NOPB, UCC27325DGNR uniquely provides asymmetric logic (inverting + noninverting) in a thermally superior 3-mm MSOP package - enabling single-chip drive of complementary low-side switches without external inverters or layout compromises.
Availability
UCC27325DGNR is available at Aetrix Electronics and suitable for switch-mode power supplies, solar microinverters, and motor control inverters requiring stable component supply, long-term lifecycle support, and traceable sourcing for industrial OEM programs.
Supply support for UCC27325DGNR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of leadership in high-performance gate drivers and power conversion solutions.
The UCC27325DGNR belongs to TI's UCCx732x dual MOSFET driver product line, engineered specifically for high-efficiency, high-frequency power stages where Miller plateau drive strength, thermal resilience, and logic flexibility are critical.
FAQ
What is the maximum operating junction temperature for UCC27325DGNR?
The UCC27325DGNR has a specified operating junction temperature range of –40°C to +125°C. This rating is validated across the full 4.5–15-V supply range and applies to continuous operation with proper PCB thermal design - including soldering the PowerPAD to a 2-layer 1-oz copper ground plane per TI's layout guidelines. Derating is not required within this range when RθJB ≤ 35 °C/W is maintained.
Can UCC27325DGNR drive both N-channel and P-channel MOSFETs simultaneously?
Yes - UCC27325DGNR is specifically configured for this use case: OUTA is inverting and intended for P-channel MOSFET gate drive, while OUTB is noninverting and intended for N-channel MOSFET gate drive. Both outputs deliver ±4-A peak current and share identical timing specs (20-ns rise, 15-ns fall), enabling true complementary low-side control without external logic inversion.
Is UCC27325DGNR pin-compatible with the SOIC-8 version UCC27325DR?
Yes - UCC27325DGNR uses the industry-standard pinout defined for the UCCx732x family. Pin numbering, function mapping (e.g., INA=Pin2, OUTA=Pin7), and logic behavior are identical between the MSOP-PowerPAD (DGN) and SOIC-8 (D/DR) packages. Only the physical footprint and thermal performance differ; no schematic or firmware changes are needed when migrating from D to DGN.
What is the recommended VDD bypassing scheme for UCC27325DGNR?
Texas Instruments specifies two mandatory VDD bypass capacitors for UCC27325DGNR: a 0.1-µF X7R ceramic capacitor placed as close as possible to Pin 6 (VDD) and Pin 3 (GND), plus a ≥1-µF low-ESR aluminum or tantalum capacitor in parallel. This dual-capacitor network maintains low impedance across 100 kHz–100 MHz, preventing supply droop during ±4-A transient current pulses and suppressing high-frequency switching noise coupling.
Does UCC27325DGNR require external pull-up or pull-down resistors on INA/INB inputs?
No - UCC27325DGNR inputs have internally biased TTL/CMOS-compatible thresholds with built-in hysteresis; external resistors are unnecessary. However, unused inputs (INA or INB) must be hard-wired to either VDD or GND - never left floating - to prevent undefined output states, increased IDD, or potential oscillation due to noise coupling on unterminated pins.
UCC27325DGNR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Driven Configuration:
- Low-Side
- Channel Type:
- Independent
- Number of Drivers:
- 2
- Gate Type:
- N-Channel, P-Channel MOSFET
- Voltage - Supply:
- 4.5V ~ 15V
- Logic Voltage - VIL, VIH:
- 1V, 2V
- Current - Peak Output (Source, Sink):
- 4A, 4A
- Input Type:
- Inverting, Non-Inverting
- High Side Voltage - Max (Bootstrap):
- -
- Rise / Fall Time (Typ):
- 20ns, 15ns
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-HVSSOP
UCC27325DGNR FAQ
1.How can I place an order for UCC27325DGNR through Aetrix?
Please submit a Request for Quotation (RFQ) for UCC27325DGNR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UCC27325DGNR reliable?
The price and inventory of UCC27325DGNR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UCC27325DGNR is usually 5 days.
3.What payment methods are accepted for UCC27325DGNR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UCC27325DGNR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UCC27325DGNR?
UCC27325DGNR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UCC27325DGNR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UCC27325DGNR?
For technical support, including UCC27325DGNR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UCC27325DGNR requirements.
6.How does Aetrix verify that UCC27325DGNR is sourced from the original manufacturer or authorized distributors?
All UCC27325DGNR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UCC27325DGNR meets industry standards.
7.What is the process for return or replacement of UCC27325DGNR?
All UCC27325DGNR units undergo pre-shipment inspection (PSI). If there is an issue with UCC27325DGNR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UCC27325DGNR part is unused and in its original packaging.
Return procedure for UCC27325DGNR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UCC27325DGNR Tags

-
ZXGD3009E6TA
Diodes Incorporated

-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments

-
MCP1416T-E/OT
Microchip Technology

-
MCP1402T-E/OT
Microchip Technology

-
MCP1415T-E/OT
Microchip Technology

-
MCP1401T-E/OT
Microchip Technology

-
IX4428NTR
Littelfuse Inc.

-
IRS2005STRPBF
Infineon Technologies

-
IRS2008STRPBF
Infineon Technologies

-
IX4310TTR
Littelfuse Inc.

-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

