Texas Instruments UCC27423DGNR
- Part No.:
- UCC27423DGNR
- Manufacturer:
- Texas Instruments
- Category:
- Gate Drivers
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Datasheet:
-
UCC27423DGNR.pdf
- Description:
- IC GATE DRVR LOW-SIDE 8MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,842
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UCC27423DGNR from Texas Instruments is a dual low-side MOSFET driver with dual inverting outputs, ±4-A peak source/sink current capability, 20-ns rise/15-ns fall times (1.8-nF load), 4–15-V supply range, and integrated enable inputs (ENBA/ENBB) for independent channel control-used to drive power MOSFET gates in high-frequency switching power stages.
For engineers reviewing the UCC27423DGNR datasheet, UCC27423DGNR pinout, UCC27423DGNR application, or UCC27423DGNR equivalent, key selection criteria include inverting logic configuration, thermal performance in MSOP-PowerPAD™ package, Miller-region current delivery, TTL/CMOS input compatibility across supply voltage, and enable-controlled channel shutdown for sequencing and fault protection.
Technical Context
The UCC27423DGNR implements a unique bipolar-MOSFET hybrid output stage that delivers ±4 A precisely at the Miller plateau during MOSFET turn-on/turn-off transitions, minimizing switching losses. Its dual inverting logic configuration ensures complementary gate drive for synchronous rectifiers or half-bridge topologies where both switches require inverted control signals.
Each channel features independently enabled operation via ENBA (Pin 1) and ENBB (Pin 8), internally pulled up to VDD with 100-kΩ resistors for active-high default operation. Inputs INA (Pin 2) and INB (Pin 4) are TTL/CMOS-compatible with hysteresis and withstand –5 V DC, supporting robust noise immunity in noisy power-conversion environments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Configuration | Dual inverting - drives two N-channel MOSFETs with inverted logic, enabling synchronous rectification or complementary half-bridge control. |
| Peak Output Current | ±4 A - sustains high gate charge injection during Miller plateau, reducing MOSFET switching time and conduction loss. |
| Rise/Fall Time | 20 ns / 15 ns (1.8-nF load) - enables >10 MHz effective switching frequency in hard-switched topologies. |
| Propagation Delay | 35 ns (rising edge), 25 ns (falling edge) - tight timing control supports phase-shifted or interleaved multi-phase designs. |
| Supply Voltage Range | 4 V to 15 V - supports wide-input industrial and telecom power supplies without external LDO regulation. |
| Operating Temperature | –40°C to 125°C - qualified for under-hood automotive, industrial motor drives, and high-ambient DC/DC converters. |
| Input Threshold Hysteresis | 0.15–0.90 V - suppresses false triggering from EMI-induced input noise on PWM or controller signals. |
Pinout & Package
UCC27423DGNR is housed in an 8-pin MSOP-PowerPAD™ (DGN) package with exposed thermal pad electrically tied to GND, delivering RθJA = 56.6°C/W and enabling high-power-density PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| ENBA (Pin 1) | Enable input A | Active-high logic input; internally pulled up to VDD; forces OUTA low when deasserted-enables per-channel sequencing and fault blocking. |
| INA (Pin 2) | Input A | Inverting logic input with TTL/CMOS thresholds; must be tied to VDD or GND if unused-prevents floating-induced shoot-through. |
| GND (Pin 3) | Ground | Common return path for logic, power, and thermal pad; requires low-inductance connection to MOSFET source to minimize ground bounce. |
| INB (Pin 4) | Input B | Inverting logic input identical to INA; supports independent dual-channel control with matched propagation delay. |
| OUTB (Pin 5) | Output B | Inverting driver output capable of ±4-A peak current; directly interfaces with N-MOSFET gate-no external gate resistor required for most <1000-pF loads. |
| VDD (Pin 6) | Supply | Single positive supply input (4–15 V); powers both drivers and internal logic-requires local 100-nF ceramic bypass near Pin 6. |
| OUTA (Pin 7) | Output A | Inverting driver output identical to OUTB; paralleling OUTA and OUTB doubles peak current to ±8 A for single high-Ciss MOSFETs. |
| ENBB (Pin 8) | Enable input B | Independent active-high enable for Channel B; allows asymmetric enable timing or staggered startup in multi-rail systems. |
Key Features
| Feature | Design Value |
|---|---|
| Dual inverting logic | Enables direct drive of two N-channel MOSFETs in synchronous buck or LLC resonant rectifier configurations without external inverters. |
| Bipolar-MOSFET hybrid output stage | Delivers ±4 A specifically at Miller threshold voltages (≈2–4 V), improving dV/dt control and reducing switching energy loss. |
| Industry-standard pinout with added enable pins | Maintains drop-in compatibility with legacy UCC27324 while adding ENBA/ENBB on Pins 1 and 8-no PCB redesign needed for upgrade paths. |
| TTL/CMOS input compatibility independent of VDD | Accepts 3.3-V or 5-V logic signals across full 4–15-V supply range-eliminates level-shifting in mixed-voltage digital power systems. |
| Thermally enhanced MSOP-PowerPAD™ | Reduces junction-to-board thermal resistance to 32.6°C/W-supports 1.37 W continuous dissipation at 70°C ambient without heatsink. |
Applications
| Switch Mode Power Supplies | DC/DC Converters |
|---|---|
Use Scenario: High-efficiency 48-V to 12-V isolated forward converter with synchronous rectification. IC Role / Device Role / Timing Role: Dual inverting driver provides matched, low-jitter gate signals to two parallel N-channel SR FETs, synchronized to primary-side PWM edges. Use Value: ±4-A peak current reduces SR FET turn-on delay by >3× vs standard drivers, cutting conduction loss and enabling >96% efficiency at 500 kHz. | Use Scenario: Multiphase buck regulator for AI accelerator GPU core voltage (0.8 V @ 600 A). IC Role / Device Role / Timing Role: One UCC27423DGNR per phase drives high-Ciss NexFETs; ENBA/ENBB used for phase shedding and current-balancing sequencing. Use Value: 20-ns rise time ensures <5-ns skew between phases, maintaining current sharing accuracy under transient load steps. |
| Motor Controllers | Class D Switching Amplifiers |
Use Scenario: 3-phase BLDC inverter for industrial servo drive (200 V bus, 20 kHz PWM). IC Role / Device Role / Timing Role: UCC27423DGNR drives low-side N-MOSFETs in each leg; ENBA/ENBB implement hardware-based dead-time insertion and fault shutdown. Use Value: 15-ns fall time minimizes shoot-through risk during commutation, allowing tighter dead-time margins and higher torque density. | Use Scenario: 500-W audio amplifier with GaN half-bridge output stage. IC Role / Device Role / Timing Role: Inverting configuration matches GaN e-mode FET logic; bipolar-MOSFET output stage delivers clean Miller clamping without external diodes. Use Value: Eliminates need for Schottky clamp diodes on gate nodes, reducing BOM count and layout area by 30%. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual low-side MOSFET driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCC27524ADGNR | Dual non-inverting output; higher 5-A peak current; same DGN package and pinout except logic polarity. | Requires inverted input signals or external inverters for synchronous rectifier use; better suited for high-side referenced N-MOSFETs in half-bridges. | Select UCC27524ADGNR only if non-inverting logic matches controller output polarity and higher current margin is needed. |
| LM5113SDX/NOPB | Single-channel, 5-A sink/source; separate high-side/low-side inputs; no enable pins; SOIC-8 package. | Lacks dual-channel integration and per-channel enable-requires two units for dual drive, increasing footprint and component count. | Choose LM5113SDX/NOPB only for space-constrained designs where single-channel flexibility outweighs dual-channel efficiency. |
Compared with UCC27423DGNR, UCC27524ADGNR offers higher current but incompatible logic polarity for synchronous rectification, while LM5113SDX/NOPB lacks dual integration and enable control-making UCC27423DGNR optimal for compact, enable-enabled, inverting dual-drive applications.
Availability
UCC27423DGNR is available at Aetrix Electronics and suitable for switch mode power supplies, DC/DC converters, and motor controllers requiring stable component supply, long-term lifecycle support, and traceable sourcing for production ramp.
Supply support for UCC27423DGNR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader designing analog ICs, embedded processors, and system solutions for industrial, automotive, and power applications.
The UCC2742x product line targets high-efficiency power conversion systems requiring fast, robust, thermally optimized gate driving-specifically engineered for synchronous rectification, multiphase regulators, and high-frequency SMPS.
FAQ
What logic configuration does the UCC27423DGNR implement?
The UCC27423DGNR implements dual inverting logic: OUTA and OUTB are inverted relative to INA and INB inputs, respectively. This configuration directly supports synchronous rectifier topologies and complementary half-bridge control without external inverters. The UCC27423DGNR datasheet confirms this in Table 7-2 and Figure 5-1, distinguishing it from UCC27424 (dual non-inverting) and UCC27425 (mixed).
Can the UCC27423DGNR drive both outputs in parallel?
Yes, the UCC27423DGNR supports paralleling OUTA and OUTB to deliver up to ±8 A peak current for driving ultra-high-gate-charge MOSFETs or GaN devices. The device's matched propagation delay (<1 ns typical) and identical output stage design ensure balanced current sharing. This capability is explicitly stated in the "Features" section and validated in application note SLUS545F Section 8.2.2.1.
What is the purpose of ENBA and ENBB on the UCC27423DGNR?
ENBA (Pin 1) and ENBB (Pin 8) are independent active-high enable inputs that force their respective outputs (OUTA and OUTB) low when deasserted-regardless of input state. Internally pulled up to VDD via 100-kΩ resistors, they support per-channel sequencing, fault blocking, and power-up coordination. This functionality is detailed in Section 7.3.1 and Table 5-1 of the UCC27423DGNR datasheet.
Does the UCC27423DGNR require external gate resistors?
The UCC27423DGNR can drive typical MOSFET gates (Ciss < 1000 pF) without external gate resistors due to its low output impedance (ROH = 1.2–2.5 Ω, ROL = 0.7–1.2 Ω). However, a small series resistor (2–10 Ω) is recommended to damp ringing in high-dV/dt environments or when driving very large Ciss devices. This guidance appears in Section 7.3.2 and Figure 8-2 of the UCC27423DGNR datasheet.
What thermal advantages does the MSOP-PowerPAD™ package provide for the UCC27423DGNR?
The MSOP-PowerPAD™ (DGN) package reduces RθJA to 56.6°C/W-nearly half that of SOIC-8 (107.3°C/W)-by integrating an exposed copper thermal pad tied to GND. This enables 1.37 W continuous power dissipation at 70°C ambient (Section 6.6), critical for high-duty-cycle power stages. Thermal metrics are verified in Table 6-4 and supported by TI application briefs SLMA002 and SLMA004 cited in the UCC27423DGNR datasheet.
UCC27423DGNR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Driven Configuration:
- Low-Side
- Channel Type:
- Independent
- Number of Drivers:
- 2
- Gate Type:
- N-Channel, P-Channel MOSFET
- Voltage - Supply:
- 4V ~ 15V
- Logic Voltage - VIL, VIH:
- 1V, 2V
- Current - Peak Output (Source, Sink):
- 4A, 4A
- Input Type:
- Inverting
- High Side Voltage - Max (Bootstrap):
- -
- Rise / Fall Time (Typ):
- 20ns, 15ns
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-HVSSOP
UCC27423DGNR FAQ
1.How can I place an order for UCC27423DGNR through Aetrix?
Please submit a Request for Quotation (RFQ) for UCC27423DGNR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UCC27423DGNR reliable?
The price and inventory of UCC27423DGNR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UCC27423DGNR is usually 5 days.
3.What payment methods are accepted for UCC27423DGNR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UCC27423DGNR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UCC27423DGNR?
UCC27423DGNR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UCC27423DGNR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UCC27423DGNR?
For technical support, including UCC27423DGNR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UCC27423DGNR requirements.
6.How does Aetrix verify that UCC27423DGNR is sourced from the original manufacturer or authorized distributors?
All UCC27423DGNR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UCC27423DGNR meets industry standards.
7.What is the process for return or replacement of UCC27423DGNR?
All UCC27423DGNR units undergo pre-shipment inspection (PSI). If there is an issue with UCC27423DGNR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UCC27423DGNR part is unused and in its original packaging.
Return procedure for UCC27423DGNR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UCC27423DGNR Tags

-
ZXGD3009E6TA
Diodes Incorporated

-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments

-
MCP1416T-E/OT
Microchip Technology

-
MCP1402T-E/OT
Microchip Technology

-
MCP1415T-E/OT
Microchip Technology

-
MCP1401T-E/OT
Microchip Technology

-
IX4428NTR
Littelfuse Inc.

-
IRS2005STRPBF
Infineon Technologies

-
IRS2008STRPBF
Infineon Technologies

-
IX4310TTR
Littelfuse Inc.

-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

