Texas Instruments UCC27424DGNR
- Part No.:
- UCC27424DGNR
- Manufacturer:
- Texas Instruments
- Category:
- Gate Drivers
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Datasheet:
-
UCC27424DGNR.pdf
- Description:
- IC GATE DRVR LOW-SIDE 8MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:5,346
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UCC27424DGNR from Texas Instruments is a dual-channel, non-inverting, low-side MOSFET driver in thermally enhanced MSOP-PowerPAD™ (DGN) package, delivering ±4-A peak output current per channel, 20-ns rise/15-ns fall time (1.8-nF load), and 4-V to 15-V supply operation - designed for high-efficiency gate driving in synchronous buck converters and motor control half-bridges.
For engineers reviewing the UCC27424DGNR datasheet, UCC27424DGNR pinout, UCC27424DGNR application, or UCC27424DGNR equivalent, key selection factors include dual non-inverting logic configuration, independent enable pins (ENBA/ENBB) with internal 100-kΩ pull-up, ±4-A Miller-region drive capability, thermal resistance of 56.6°C/W (RθJA), and compatibility with 3.3-V/5-V logic inputs across full temperature range (–40°C to 125°C).
Technical Context
The UCC27424DGNR implements a bipolar-MOSFET hybrid output stage that concurrently sources and sinks high current during the MOSFET Miller plateau, minimizing switching losses. Its dual non-inverting topology ensures direct logic alignment between input and output states for both channels, eliminating external inversion logic in N-channel half-bridge topologies.
Each channel features independently controllable enable inputs (ENBA on Pin 1, ENBB on Pin 8), internally pulled up to VDD, supporting active-high operation without external biasing. Propagation delays are asymmetric: 35 ns (rising input) and 25 ns (falling input), enabling precise timing control in phase-shifted or interleaved power stages.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Configuration | Dual non-inverting - both OUTA and OUTB follow INA/INB logic state; eliminates need for external inverters when driving N-channel MOSFETs in low-side position. |
| Peak Output Current | ±4 A - delivers high gate charge current precisely at Miller threshold region to reduce transition time and conduction loss in power MOSFETs. |
| Rise/Fall Time | 20 ns / 15 ns (1.8-nF load) - enables >20-MHz effective switching in hard-switched topologies with minimal dead-time penalty. |
| Supply Voltage Range | 4 V to 15 V - supports wide-input DC/DC designs including 5-V, 12-V, and 15-V rail systems without level-shifting. |
| Propagation Delay | 25 ns (input falling), 35 ns (input rising) - provides predictable, low-jitter timing for PWM synchronization and fault response. |
| Enable Inputs | ENBA (Pin 1), ENBB (Pin 8); internally pulled up to VDD via 100-kΩ resistor - allows standalone operation with no external pull-ups; outputs default to low when disabled. |
| Operating Temperature | –40°C to 125°C - qualified for industrial and automotive under-hood environments with guaranteed performance at junction temperature extremes. |
Pinout & Package
UCC27424DGNR uses the thermally enhanced 8-pin MSOP-PowerPAD™ (DGN) package (3.00 mm × 3.00 mm), featuring an exposed thermal pad electrically connected to GND for low RθJB = 32.6°C/W and improved long-term reliability in high-power-density layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| ENBA (Pin 1) | Enable input A | Active-high logic control for OUTA; internally pulled up to VDD; drives OUTA low when low, regardless of INA state. |
| INA (Pin 2) | Input A | Non-inverting logic input for OUTA; TTL/CMOS compatible; must be tied to VDD or GND if unused - never left floating. |
| GND (Pin 3) | Ground reference | Common return path for both drivers and PowerPAD™ substrate; must be connected directly to MOSFET source to minimize ground bounce. |
| INB (Pin 4) | Input B | Non-inverting logic input for OUTB; identical electrical behavior to INA; requires same termination discipline. |
| OUTB (Pin 5) | Output B | High-current, low-impedance driver output sourcing/sinking ±4 A; connects directly to gate of low-side N-MOSFET. |
| VDD (Pin 6) | Power supply | Single supply input (4–15 V); powers both channels and internal logic; bypass capacitor required near pin. |
| OUTA (Pin 7) | Output A | Independent high-current output identical to OUTB; supports paralleling with OUTB for 8-A total drive capability. |
| ENBB (Pin 8) | Enable input B | Active-high logic control for OUTB; functionally identical to ENBA; enables channel-level shutdown for fault isolation. |
Key Features
| Feature | Design Value |
|---|---|
| Bipolar-MOSFET hybrid output stage | Delivers efficient ±4-A sourcing/sinking at low VDD (down to 4 V), maintaining strong drive even during brown-out conditions. |
| Independent per-channel enable inputs | ENBA/ENBB allow asynchronous gating of each output - critical for soft-start sequencing, fault recovery, and multi-phase current balancing. |
| Industry-standard pinout with added EN functions | Maintains drop-in compatibility with legacy UCC27324 while adding enable functionality on formerly unused Pins 1 and 8. |
| Input tolerance to –5 V | Withstands negative transients on INA/INB - improves robustness against ground bounce and ESD coupling in noisy power stages. |
| Thermally enhanced PowerPAD™ package | Reduces RθJA by 47% vs SOIC-8 (56.6°C/W vs 107.3°C/W), enabling higher continuous current in compact PCB layouts. |
Applications
| Switch Mode Power Supplies | Motor Controllers |
|---|---|
|
Use Scenario: Driving parallel low-side N-channel MOSFETs in a 48-V input synchronous buck converter delivering 50-A output. IC Role / Device Role: Dual non-inverting gate driver providing matched, high-current turn-on/turn-off for two paralleled FETs per phase. Use Value: Reduces gate drive loop inductance and Miller-induced shoot-through risk via low-impedance ±4-A outputs and tight propagation delay matching (≤10 ns inter-channel skew). |
Use Scenario: Controlling H-bridge low-side switches in a 24-V brushed DC motor driver with regenerative braking. IC Role / Device Role: Independent channel enable (ENBA/ENBB) allows dynamic braking by disabling one leg while actively driving the other. Use Value: Enables precise, glitch-free direction reversal and fast current decay using per-channel gating - no external logic or timing circuitry required. |
| DC/DC Converters | Class D Switching Amplifiers |
|
Use Scenario: Gate driving in a 1-MHz, 12-V-to-1.2-V point-of-load (PoL) converter with stacked GaN FETs. IC Role / Device Role: High-speed buffer between PWM controller and GaN gate, compensating for high dV/dt-induced Miller feedback. Use Value: 20-ns rise time and 4-A peak current overcome GaN's low Qg and high Ciss, ensuring clean, fast transitions and minimal overlap loss. |
Use Scenario: Driving complementary low-side MOSFETs in a 200-W Class D audio amplifier output stage. IC Role / Device Role: Dual non-inverting driver synchronizing gate signals to PWM carrier with minimal propagation delay variation. Use Value: Asymmetric delay specs (25 ns falling / 35 ns rising) support optimized dead-time tuning to suppress crossover distortion and EMI. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual low-side MOSFET driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCC27524ADGNR | Higher 5-A peak current, 15-V max supply, integrated 100-Ω gate resistors, and enhanced ESD rating (±4-kV HBM). | Targeted at GaN and high-frequency SiC designs requiring tighter gate control and higher ruggedness. | Select UCC27524ADGNR when driving >100-V GaN FETs or operating above 2-MHz switching frequency. |
| LM5113SDX/NOPB | Separate high-side/low-side outputs, 4-A drive, bootstrap-compatible, but single-channel low-side section only. | Designed for half-bridge gate driving where high-side control is also needed; lacks dual independent low-side outputs. | Choose LM5113SDX/NOPB only when integrating high-side and low-side drive in same IC; not a functional replacement for dual low-side use. |
Compared with UCC27424DGNR, UCC27524ADGNR offers higher drive strength and integrated gate resistors for better EMI control, while LM5113SDX/NOPB serves different topology needs - neither is pin-compatible, and UCC27424DGNR remains optimal for cost-sensitive, dual-channel low-side-only applications with strict thermal constraints.
Availability
UCC27424DGNR is available at Aetrix Electronics and suitable for switch mode power supplies, motor controllers, and Class D amplifiers requiring stable component supply, consistent thermal performance, and long-lifecycle availability in thermally demanding environments.
Supply support for UCC27424DGNR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with over 90 years of innovation in high-reliability industrial and automotive components.
The UCC27424DGNR belongs to TI's high-speed MOSFET driver product line, engineered specifically for efficiency-critical, high-frequency power conversion systems where precise gate timing, thermal resilience, and robust noise immunity are mandatory.
FAQ
What logic configuration does the UCC27424DGNR implement?
The UCC27424DGNR implements a dual non-inverting output configuration: OUTA follows INA, and OUTB follows INB. This matches the UCC27424 family designation and distinguishes it from the inverting UCC27423 and mixed-logic UCC27425. The UCC27424DGNR is therefore ideal for driving two independent low-side N-channel MOSFETs without external inversion circuitry.
Does the UCC27424DGNR require external pull-up resistors on its enable pins?
No. The UCC27424DGNR has internal 100-kΩ pull-up resistors on ENBA (Pin 1) and ENBB (Pin 8), enabling active-high operation by default. Leaving these pins unconnected results in enabled outputs. However, in noisy environments, TI recommends tying them to VDD or adding a 0.1-µF capacitor to GND - not external pull-ups - to prevent false disable events.
Can the two outputs of the UCC27424DGNR be paralleled for higher current drive?
Yes. The UCC27424DGNR supports paralleling OUTA and OUTB to deliver up to ±8-A peak current into a single gate. This is explicitly supported in the datasheet and leverages matched propagation delays (<10 ns skew) and identical output stage design. Ensure symmetrical PCB layout and shared gate resistor to maintain current balance.
What is the thermal advantage of the DGN package used by the UCC27424DGNR?
The UCC27424DGNR's MSOP-PowerPAD™ (DGN) package achieves RθJA = 56.6°C/W - 47% lower than the SOIC-8 (D) variant - due to its exposed thermal pad soldered to a large GND copper area. This reduces junction temperature rise under 4-A pulsed loads, improving reliability in enclosed or high-ambient-temperature applications where the UCC27424DGNR operates continuously near thermal limits.
Is the UCC27424DGNR compatible with 3.3-V microcontroller logic inputs?
Yes. The UCC27424DGNR features TTL/CMOS-compatible inputs with VIN_H = 1.6–2.5 V and VIN_L = 0.8–1.5 V across 4–15-V VDD, ensuring reliable recognition of 3.3-V logic highs and lows. Input hysteresis (0.15–0.90 V) further enhances noise immunity - a key design feature confirmed in the UCC27424DGNR's electrical characteristics table.
UCC27424DGNR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Driven Configuration:
- Low-Side
- Channel Type:
- Independent
- Number of Drivers:
- 2
- Gate Type:
- N-Channel, P-Channel MOSFET
- Voltage - Supply:
- 4V ~ 15V
- Logic Voltage - VIL, VIH:
- 1V, 2V
- Current - Peak Output (Source, Sink):
- 4A, 4A
- Input Type:
- Non-Inverting
- High Side Voltage - Max (Bootstrap):
- -
- Rise / Fall Time (Typ):
- 20ns, 15ns
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-HVSSOP
UCC27424DGNR FAQ
1.How can I place an order for UCC27424DGNR through Aetrix?
Please submit a Request for Quotation (RFQ) for UCC27424DGNR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UCC27424DGNR reliable?
The price and inventory of UCC27424DGNR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UCC27424DGNR is usually 5 days.
3.What payment methods are accepted for UCC27424DGNR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UCC27424DGNR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UCC27424DGNR?
UCC27424DGNR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UCC27424DGNR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UCC27424DGNR?
For technical support, including UCC27424DGNR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UCC27424DGNR requirements.
6.How does Aetrix verify that UCC27424DGNR is sourced from the original manufacturer or authorized distributors?
All UCC27424DGNR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UCC27424DGNR meets industry standards.
7.What is the process for return or replacement of UCC27424DGNR?
All UCC27424DGNR units undergo pre-shipment inspection (PSI). If there is an issue with UCC27424DGNR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UCC27424DGNR part is unused and in its original packaging.
Return procedure for UCC27424DGNR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UCC27424DGNR Tags

-
ZXGD3009E6TA
Diodes Incorporated

-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments

-
MCP1416T-E/OT
Microchip Technology

-
MCP1402T-E/OT
Microchip Technology

-
MCP1415T-E/OT
Microchip Technology

-
MCP1401T-E/OT
Microchip Technology

-
IX4428NTR
Littelfuse Inc.

-
IRS2005STRPBF
Infineon Technologies

-
IRS2008STRPBF
Infineon Technologies

-
IX4310TTR
Littelfuse Inc.

-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

