Texas Instruments UCC27523DGN
- Part No.:
- UCC27523DGN
- Manufacturer:
- Texas Instruments
- Category:
- Gate Drivers
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Datasheet:
-
UCC27523DGN.pdf
- Description:
- IC GATE DRVR LOW-SIDE 8MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:282
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UCC27523DGN from Texas Instruments is a dual-channel, low-side gate driver IC designed to drive MOSFETs and IGBTs in high-frequency power stages. It delivers 5A peak source/sink current per channel, features 13ns typical propagation delay, 1ns typical inter-channel delay matching, and operates from 4.5V to 18V supply across –40°C to 140°C - enabling robust GaN-based DC-DC converter and motor control designs.
For engineers reviewing the UCC27523DGN datasheet, UCC27523DGN pinout, UCC27523DGN application, or UCC27523DGN equivalent, key selection criteria include independent enable control per channel, TTL/CMOS-compatible logic thresholds independent of VDD, UVLO-protected glitch-free startup, and HVSSOP-8 (DGN) thermal performance with exposed pad.
Technical Context
The UCC27523DGN implements two independent inverting-input gate-drive channels with dedicated ENA/ENB pins. Its internal architecture minimizes shoot-through current and ensures rail-to-rail output swing while maintaining matched propagation delays (1ns typical) critical for synchronous rectifier timing.
Input thresholds are fixed at 1.2V (low) and 2.1V (high) with 0.9V hysteresis, decoupled from VDD voltage - allowing direct interface with 3.3V or 5V controllers. Outputs remain low during VDD UVLO (4.2V turn-on threshold, 0.3V hysteresis) and when inputs float, ensuring fail-safe operation at power-up/down.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Peak Drive Current | ±5A per channel - sufficient to rapidly charge/discharge high-Qg GaN FETs and IGBTs at >1 MHz switching frequencies. |
| Propagation Delay | 13ns typical - enables precise timing control in high-efficiency SMPS and synchronous rectifiers. |
| Delay Matching | 1ns typical between channels - supports parallel-output configuration without skew-induced shoot-through risk. |
| Supply Range | 4.5V to 18V - accommodates wide-input industrial and automotive auxiliary rails, including 12V and 15V systems. |
| UVLO Threshold | 4.2V (rising), 3.9V (falling) - prevents erratic output behavior during brown-out or soft-start conditions. |
| Input Hysteresis | 0.9V typical - provides noise immunity against EMI in noisy power-converter environments. |
| Operating Temp | –40°C to 140°C - qualified for under-hood automotive, industrial motor drives, and high-density power supplies. |
Pinout & Package
HVSSOP-8 (DGN) package with 3.00mm × 3.00mm body size and exposed thermal pad for enhanced power dissipation (RθJA = 71.8°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - ENA | Enable input (Channel A) | Active-high logic; floating = enabled; pulls up internally to VDD - allows pin-compatible use with legacy UCC2732X designs. |
| 2 - INA | Inverting input (Channel A) | Drives OUTA inverted; held low if floating via internal pullup - ensures safe default state during MCU reset or signal loss. |
| 3 - GND | Power and signal reference | Common return for all currents; must be low-inductance connection to minimize ground bounce in high-dI/dt switching. |
| 4 - INB | Inverting input (Channel B) | Drives OUTB inverted; identical safety behavior to INA - supports dual independent control in half-bridge or dual-switch topologies. |
| 5 - ENB | Enable input (Channel B) | Independent enable for Channel B; same electrical behavior as ENA - enables asymmetric channel activation or fault isolation. |
| 6 - VDD | Bias supply input | Single 4.5–18V rail powers both channels; requires local 0.1µF + 1µF bypass capacitors for stable high-speed operation. |
| 7 - OUTA | Output (Channel A) | Rail-to-rail CMOS output; 0.075V high-side drop at –10mA, 0.01V low-side drop at 10mA - minimizes conduction loss in gate loop. |
| 8 - OUTB | Output (Channel B) | Matched electrical characteristics to OUTA - enables paralleling for 10A total drive or independent dual-switch control. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent enable inputs | ENA/ENB allow per-channel shutdown without affecting other channel - essential for phase-shedding or fault recovery in multi-phase converters. |
| VDD-independent logic thresholds | TTL/CMOS-compatible inputs function identically across full 4.5–18V supply range - eliminates level-shifting in mixed-voltage systems. |
| UVLO-locked low-state outputs | Both outputs forced low until VDD exceeds 4.2V - guarantees no spurious gate turn-on during power ramp-up or brown-out. |
| Floating-input safety logic | Internal pullups on INA/INB hold outputs low when unconnected - meets functional safety requirements for IEC 62368-1 and UL 62368-1. |
| Matched channel timing | 1ns typical delay matching enables synchronous dual-gate drive with <1% timing error at 10MHz - critical for zero-voltage switching (ZVS) control. |
Applications
| Switched-Mode Power Supplies | Motor Control Systems |
|---|---|
Use Scenario: High-density AC-DC adapter with active clamp flyback topology operating at 500 kHz. IC Role / Device Role / Timing Role: Low-side gate driver for primary-side synchronous rectifier FETs, synchronized to controller's ZVS signal. Use Value: 13ns propagation delay and 1ns channel matching ensure precise dead-time control, reducing conduction loss by >12% versus older drivers. |
Use Scenario: 3-phase BLDC inverter for industrial pump with 20 kHz PWM and field-oriented control. IC Role / Device Role / Timing Role: Dual low-side driver for bottom-leg IGBTs, with independent ENA/ENB enabling dynamic phase disable during regenerative braking. Use Value: 5A peak current sustains fast gate charging under high junction temperature (140°C), maintaining torque response stability. |
| Solar Microinverters | GaN-Based DC-DC Converters |
Use Scenario: Single-phase transformerless microinverter with dual interleaved boost stages feeding H-bridge inverter. IC Role / Device Role / Timing Role: Gate driver for boost-stage low-side GaN HEMTs, requiring sub-20ns timing precision and high dV/dt immunity. Use Value: 0.9V input hysteresis rejects common-mode noise from PV panel leakage currents, preventing false triggering. |
Use Scenario: 48V–12V bidirectional buck-boost converter using 100V GaN FETs in high-frequency (1–2 MHz) operation. IC Role / Device Role / Timing Role: Dual-channel driver enabling parallel-output mode for 10A total gate drive into high-Ciss GaN devices. Use Value: Rail-to-rail output swing and 7ns/6ns rise/fall times minimize switching transition losses, improving efficiency by 0.8% at full load. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar low-side gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCC27524DGN | Dual non-inverting input configuration (vs. UCC27523DGN's dual inverting); identical pinout, timing, and drive strength. | Requires inverted PWM signals or external inverters; better suited for direct interface with non-inverting controllers like UCx84x derivatives. | Select UCC27524DGN only when system-level logic polarity mandates non-inverting drive without external inversion. |
| UCC27525DGN | Mixed input: Channel A inverting, Channel B non-inverting; same package, UVLO, and thermal specs. | Enables asymmetric control - e.g., inverter leg with complementary drive where one side uses inverting logic and the other does not. | Choose UCC27525DGN for half-bridge topologies needing native complementary input mapping without external gates. |
Compared with UCC27524DGN and UCC27525DGN, the UCC27523DGN provides consistent dual inverting logic - simplifying design when both channels require inverted PWM inputs, eliminating need for discrete inverters or controller firmware rework.
Availability
UCC27523DGN is available at Aetrix Electronics and suitable for switched-mode power supplies, motor control systems, and GaN-based DC-DC converters requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for UCC27523DGN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog and embedded processing solutions, with over 50 years of power management innovation and broad portfolio coverage.
The UCC2752x family was engineered specifically for high-frequency, high-reliability gate driving in next-generation power conversion - targeting GaN/SiC adoption, compact industrial SMPS, and automotive electrification subsystems.
FAQ
What is the logic configuration of the UCC27523DGN inputs?
The UCC27523DGN features dual inverting inputs: INA controls OUTA with inversion, and INB controls OUTB with inversion. This configuration allows direct connection to standard PWM controllers that output active-high gate signals, where the driver inverts them to produce active-low gate drive for low-side switches. The UCC27523DGN maintains this behavior across its full operating temperature and supply range.
Does the UCC27523DGN support parallel operation of its two output channels?
Yes, the UCC27523DGN supports paralleling OUTA and OUTB to deliver up to 10A peak drive current. Its 1ns typical inter-channel delay matching ensures simultaneous switching, minimizing transient imbalances. To implement parallel mode, connect OUTA and OUTB together, drive both INA and INB with the same signal, and tie ENA and ENB high - the UCC27523DGN's matched internal structure makes this configuration electrically robust.
How does the UCC27523DGN behave during power-up and brown-out conditions?
The UCC27523DGN incorporates undervoltage lockout (UVLO) with 4.2V turn-on and 3.9V turn-off thresholds. During power-up, both OUTA and OUTB remain firmly low until VDD exceeds 4.2V; during brown-out, outputs stay low until VDD drops below 3.9V. This behavior - guaranteed across –40°C to 140°C - prevents partial gate turn-on and ensures glitch-free startup/shutdown in the UCC27523DGN.
What thermal performance can be expected from the UCC27523DGN in HVSSOP-8 (DGN) package?
In the HVSSOP-8 (DGN) package, the UCC27523DGN achieves RθJA = 71.8°C/W with standard JEDEC 2-layer board layout and soldered exposed pad. With proper PCB copper pour under the thermal pad, it sustains continuous 5A pulsed operation at 140°C junction temperature. The DGN package's 3.0mm × 3.0mm footprint and low-profile design support high-density power stage layouts without compromising thermal reliability in the UCC27523DGN.
Can the UCC27523DGN drive GaN transistors effectively?
Yes, the UCC27523DGN is explicitly optimized for GaN FETs: its 5A peak source/sink current, 7ns/6ns rise/fall times, 13ns propagation delay, and 4.5–18V supply range align with GaN gate requirements. TI's datasheet confirms suitability for "gate drive for emerging wide band-gap power devices such as GaN", and the UCC27523DGN's low output impedance (0.15Ω pulldown, 2.5Ω pullup) ensures minimal RC time constant with typical GaN Qg values.
UCC27523DGN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- Not Verified
- Driven Configuration:
- Low-Side
- Channel Type:
- Independent
- Number of Drivers:
- 2
- Gate Type:
- IGBT, N-Channel MOSFET
- Voltage - Supply:
- 4.5V ~ 18V
- Logic Voltage - VIL, VIH:
- 1V, 2.3V
- Current - Peak Output (Source, Sink):
- 5A, 5A
- Input Type:
- Inverting
- High Side Voltage - Max (Bootstrap):
- -
- Rise / Fall Time (Typ):
- 7ns, 6ns
- Operating Temperature:
- -40°C ~ 140°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-HVSSOP
UCC27523DGN FAQ
1.How can I place an order for UCC27523DGN through Aetrix?
Please submit a Request for Quotation (RFQ) for UCC27523DGN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UCC27523DGN reliable?
The price and inventory of UCC27523DGN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UCC27523DGN is usually 5 days.
3.What payment methods are accepted for UCC27523DGN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UCC27523DGN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UCC27523DGN?
UCC27523DGN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UCC27523DGN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UCC27523DGN?
For technical support, including UCC27523DGN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UCC27523DGN requirements.
6.How does Aetrix verify that UCC27523DGN is sourced from the original manufacturer or authorized distributors?
All UCC27523DGN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UCC27523DGN meets industry standards.
7.What is the process for return or replacement of UCC27523DGN?
All UCC27523DGN units undergo pre-shipment inspection (PSI). If there is an issue with UCC27523DGN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UCC27523DGN part is unused and in its original packaging.
Return procedure for UCC27523DGN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UCC27523DGN Tags

-
ZXGD3009E6TA
Diodes Incorporated

-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments

-
MCP1416T-E/OT
Microchip Technology

-
MCP1402T-E/OT
Microchip Technology

-
MCP1415T-E/OT
Microchip Technology

-
MCP1401T-E/OT
Microchip Technology

-
IX4428NTR
Littelfuse Inc.

-
IRS2005STRPBF
Infineon Technologies

-
IRS2008STRPBF
Infineon Technologies

-
IX4310TTR
Littelfuse Inc.

-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

