Texas Instruments UCC27523DR
- Part No.:
- UCC27523DR
- Manufacturer:
- Texas Instruments
- Category:
- Gate Drivers
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
UCC27523DR.pdf
- Description:
- IC GATE DRVR LOW-SIDE 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:8,060
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UCC27523DR from Texas Instruments is a dual-channel, low-side gate driver IC designed for high-frequency switching power stages. It delivers 5A peak source/sink current per channel, features 13ns typical propagation delay and 1ns typical inter-channel delay matching, and operates across 4.5V–18V VDD with –40°C to 140°C junction temperature range - enabling robust drive of Si MOSFETs and GaN power switches in synchronous rectifier circuits.
For engineers reviewing the UCC27523DR datasheet, UCC27523DR pinout, UCC27523DR application, or UCC27523DR equivalent, key selection considerations include independent enable control per channel, TTL/CMOS-compatible logic thresholds independent of VDD, UVLO-protected glitch-free startup, and SOIC-8 package compatibility with industrial and high-efficiency DC-DC converter designs.
Technical Context
The UCC27523DR implements two independent low-side driver channels with inverting input logic for both outputs, each featuring internal pull-up resistors on INA and INB and dedicated enable pins (ENA/ENB) that default to active-high operation when floating. Its architecture inherently minimizes shoot-through current and holds outputs low during VDD undervoltage lockout or input floating conditions.
Propagation delays are tightly matched (1ns typical) and stable across temperature and supply voltage, supporting precise timing-critical applications like synchronous rectification and paralleled switch configurations. Input thresholds (1.2V low / 2.1V high) and enable thresholds (1.15V low / 2.1V high) maintain hysteresis (0.9V typical) for noise immunity without dependency on VDD level.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Peak drive current | ±5A per channel - sufficient to rapidly charge/discharge high-Qg GaN and Si MOSFET gates at multi-MHz switching frequencies. |
| Propagation delay | 13ns typical - enables sub-100ns switching cycles while maintaining timing margin in high-frequency SMPS. |
| Delay matching | 1ns typical between channels - ensures synchronized turn-on/turn-off for paralleled outputs or synchronous rectifier pairs. |
| VDD operating range | 4.5V to 18V - supports direct interface with 5V, 12V, and 15V bias rails without level-shifting circuitry. |
| Input threshold | TTL/CMOS compatible (1.2V/2.1V), VDD-independent - allows direct connection to 3.3V or 5V microcontrollers and digital controllers. |
| UVLO threshold | 4.2V rising, 3.9V falling with 0.3V hysteresis - guarantees clean output initialization and prevents erratic switching during brownout. |
| Operating temperature | –40°C to 140°C junction - validated for under-hood automotive, industrial motor drives, and high-density power supplies. |
Pinout & Package
UCC27523DR is packaged in an 8-pin SOIC (D) body measuring 4.90mm × 3.91mm with standard industry footprint and thermal pad omitted (non-PowerPAD variant). Pin 1 is ENA, pin 2 is INA (inverting), pin 3 is GND, pin 4 is INB (inverting), pin 5 is OUTB, pin 6 is VDD, pin 7 is OUTA, and pin 8 is ENB.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - ENA | Channel A enable input | Active-high logic; floating = enabled; pulls up internally to VDD - allows pin-to-pin compatibility with legacy UCC2732X drivers. |
| 2 - INA | Inverting input for Channel A | Drives OUTA low when high; high impedance with internal VDD pull-up - ensures safe LOW state if left unconnected. |
| 3 - GND | Power and signal reference | Common return for VDD, inputs, enables, and outputs - must be low-inductance connection to minimize ground bounce. |
| 4 - INB | Inverting input for Channel B | Drives OUTB low when high; identical internal pull-up as INA - enables independent control of second switch. |
| 5 - OUTB | Channel B output | Low-side N-channel driver output capable of ±5A peak - directly interfaces with gate of external MOSFET/IGBT/GaN device. |
| 6 - VDD | Supply input | Bias rail for all internal circuitry; requires local 0.1µF + 1µF bypass capacitors - UVLO protection engages below 3.9V. |
| 7 - OUTA | Channel A output | Matched performance to OUTB; 1ns typical delay skew enables precise dual-switch timing alignment. |
| 8 - ENB | Channel B enable input | Functionally identical to ENA - permits independent gating of each channel for phase-shifted or fault-isolated operation. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent enable inputs | ENA and ENB allow per-channel shutdown without affecting other gate path - critical for fault handling in multi-phase converters. |
| VDD-independent logic thresholds | Input and enable thresholds fixed at ~1.2V/2.1V regardless of VDD - eliminates need for level shifters when interfacing with 3.3V controllers. |
| Hysteretic input logic | 0.9V typical hysteresis improves noise rejection in electrically noisy power stage environments - reduces false triggering near switching nodes. |
| UVLO-protected startup | Outputs held low until VDD exceeds 4.2V and remain low during brownout - prevents partial turn-on and shoot-through during power sequencing. |
| Floating-input safety | Internal pull-ups on INA/INB force OUTA/OUTB low if inputs float - satisfies functional safety requirements for IEC 62368-1 and UL 62368-1 compliance testing. |
Applications
| Switched-Mode Power Supplies | Synchronous Rectification |
|---|---|
Use Scenario: High-efficiency AC/DC adapters and server PSUs using active clamp flyback or LLC resonant topologies. IC Role / Device Role: Low-side gate driver for synchronous rectifier MOSFETs replacing diodes in secondary-side rectification. Use Value: Enables >95% efficiency by minimizing conduction loss; 1ns delay matching ensures zero-voltage switching alignment across dual-phase outputs. |
Use Scenario: Dual-phase interleaved buck converters in telecom and datacom POL modules. IC Role / Device Role: Timing-synchronized low-side driver for parallel power FETs per phase. Use Value: 13ns propagation delay and matched channels reduce dead-time uncertainty, improving light-load efficiency and reducing output ripple. |
| Motor Control Inverters | GaN-Based DC-DC Converters |
Use Scenario: 3-phase BLDC inverters in industrial pumps and HVAC compressors operating up to 20kHz PWM. IC Role / Device Role: Gate driver for low-side IGBTs or Si MOSFETs in 6-pack inverter bridge configuration. Use Value: 5A peak current sustains fast gate charging even with high-Ciss devices; SOIC-8 package supports automated assembly and thermal management. |
Use Scenario: 48V–12V bidirectional GaN-based buck-boost converters in EV auxiliary power units. IC Role / Device Role: Low-side driver for enhancement-mode GaN HEMTs requiring fast, clean gate transitions. Use Value: VDD-independent 3.3V-compatible inputs interface directly with isolated GaN gate drivers' logic outputs; 140°C rating supports compact heatsink-less designs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar low-side gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCC27524DR | Dual non-inverting input logic (vs. UCC27523DR's dual inverting); otherwise identical pinout, specs, and SOIC-8 packaging. | Requires inverted PWM signals or external inversion logic; unsuitable where existing controller outputs match inverting logic polarity. | Select UCC27524DR only when system-level signal polarity aligns with non-inverting behavior - no PCB change needed if layout accommodates logic inversion. |
| LM5113SD/NOPB | Single-channel, 5A sink/source, 12ns delay, but lacks independent enable pins and has different SOIC-8 pin assignment (no ENA/ENB). | Not pin-compatible; requires redesign of enable control and routing; limited to single-output or duplicated IC usage. | Choose LM5113SD/NOPB only for cost-sensitive single-channel applications where enable independence is not required and board space allows duplication. |
Compared with UCC27524DR, UCC27523DR provides native inverting logic for direct use with standard PWM controllers; compared with LM5113SD/NOPB, it offers true dual-channel integration with per-channel enable - reducing component count and improving timing consistency in multi-FET systems.
Availability
UCC27523DR is available at Aetrix Electronics and suitable for switched-mode power supplies, motor control inverters, and GaN-based DC-DC converters requiring stable component supply across extended temperature and high-reliability production cycles.
Supply support for UCC27523DR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions with over 90 years of innovation in power management and signal chain technologies.
The UCC2752x product line was engineered specifically for high-efficiency, high-frequency power conversion systems - emphasizing timing precision, noise immunity, and robust gate drive capability for Si, SiC, and GaN power devices.
FAQ
What is the logic configuration of the UCC27523DR inputs?
The UCC27523DR features dual inverting inputs: INA controls OUTA and INB controls OUTB, both with active-high logic that produces low output when the input is high. This matches standard PWM controller output polarity for synchronous rectifiers and half-bridge low-side drivers without external inversion. The UCC27523DR datasheet confirms this configuration in Figure 5-1 and Table 5-1.
Does the UCC27523DR support parallel operation of its two channels?
Yes, the UCC27523DR supports parallel operation: its matched 1ns typical delay and identical output structure allow OUTA and OUTB to be tied together for 10A total peak drive current. This is explicitly supported in the UCC27523DR datasheet Section 3 and validated by rail-to-rail drive capability and minimized shoot-through design.
What happens to UCC27523DR outputs when input pins are left unconnected?
When INA or INB are floating, internal VDD pull-up resistors force the respective output (OUTA or OUTB) low - a built-in safety feature confirmed in UCC27523DR datasheet Section 4 and Table 5-1. This prevents unintended switch turn-on during startup, fault, or debug conditions and aids compliance with safety standards.
Is the UCC27523DR pin-compatible with earlier TI gate drivers?
Yes, the UCC27523DR maintains pin compatibility with the UCC2732X family: ENA and ENB pins are internally pulled up, allowing them to float for standard operation - matching the NC pins of UCC2732X. This is documented in UCC27523DR datasheet Table 5-1 and Section 4, enabling drop-in replacement in legacy designs.
What is the minimum VDD voltage required for reliable operation of the UCC27523DR?
The UCC27523DR requires VDD ≥ 4.5V for normal operation, with undervoltage lockout releasing at 4.2V (typical) and re-engaging at 3.9V (typical). Below 4.5V, outputs remain low and internal logic is disabled - ensuring glitch-free behavior during brownout. This is specified in UCC27523DR Section 6.3 and Figure 6-8.
UCC27523DR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Driven Configuration:
- Low-Side
- Channel Type:
- Independent
- Number of Drivers:
- 2
- Gate Type:
- IGBT, N-Channel MOSFET
- Voltage - Supply:
- 4.5V ~ 18V
- Logic Voltage - VIL, VIH:
- 1V, 2.3V
- Current - Peak Output (Source, Sink):
- 5A, 5A
- Input Type:
- Inverting
- High Side Voltage - Max (Bootstrap):
- -
- Rise / Fall Time (Typ):
- 7ns, 6ns
- Operating Temperature:
- -40°C ~ 140°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
UCC27523DR FAQ
1.How can I place an order for UCC27523DR through Aetrix?
Please submit a Request for Quotation (RFQ) for UCC27523DR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UCC27523DR reliable?
The price and inventory of UCC27523DR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UCC27523DR is usually 5 days.
3.What payment methods are accepted for UCC27523DR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UCC27523DR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UCC27523DR?
UCC27523DR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UCC27523DR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UCC27523DR?
For technical support, including UCC27523DR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UCC27523DR requirements.
6.How does Aetrix verify that UCC27523DR is sourced from the original manufacturer or authorized distributors?
All UCC27523DR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UCC27523DR meets industry standards.
7.What is the process for return or replacement of UCC27523DR?
All UCC27523DR units undergo pre-shipment inspection (PSI). If there is an issue with UCC27523DR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UCC27523DR part is unused and in its original packaging.
Return procedure for UCC27523DR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UCC27523DR Tags

-
ZXGD3009E6TA
Diodes Incorporated

-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments

-
MCP1416T-E/OT
Microchip Technology

-
MCP1402T-E/OT
Microchip Technology

-
MCP1415T-E/OT
Microchip Technology

-
MCP1401T-E/OT
Microchip Technology

-
IX4428NTR
Littelfuse Inc.

-
IRS2005STRPBF
Infineon Technologies

-
IRS2008STRPBF
Infineon Technologies

-
IX4310TTR
Littelfuse Inc.

-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
