Texas Instruments UCC27524DSDT
- Part No.:
- UCC27524DSDT
- Manufacturer:
- Texas Instruments
- Category:
- Gate Drivers
- Package:
- 8-WDFN Exposed Pad
- Datasheet:
-
UCC27524DSDT.pdf
- Description:
- IC GATE DRVR LOW-SIDE 8SON
- Quantity:
- Payment:

- Shipping:

Inventory:736
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UCC27524DSDT from Texas Instruments is a dual-channel, non-inverting, low-side gate driver IC designed for high-frequency switching power stages. It delivers 5A peak source/sink current per channel, features 17ns typical propagation delay and 1ns typical inter-channel delay matching, and operates across 4.5V–18V VDD with –40°C to 150°C junction temperature range-enabling robust gate drive for GaN FETs and IGBTs in DC-DC converters.
For engineers reviewing the UCC27524DSDT datasheet, UCC27524DSDT pinout, UCC27524DSDT application, or UCC27524DSDT equivalent, key selection criteria include negative input voltage tolerance (–5V), independent enable inputs (ENA/ENB), TTL/CMOS logic thresholds independent of VDD, UVLO protection, and WSON-8 package thermal performance (RθJA = 46.7°C/W).
Technical Context
The UCC27524DSDT implements two independent, non-inverting low-side drivers with hybrid pull-up output architecture: a P-channel MOSFET for steady-state drive and an N-channel MOSFET briefly activated during turn-on to boost peak source current. Its input and enable thresholds are fixed (VIN_H = 2.1V typ, VIN_L = 1.2V typ) and independent of VDD, with 0.9V typical hysteresis for noise immunity.
Each channel includes internal pulldown on INx (120kΩ) and pullup on ENx (200kΩ), ensuring outputs default LOW when inputs float and default ENABLE when enables float. UVLO (VON = 4.2V typ, VOFF = 3.9V typ) holds both outputs LOW during undervoltage conditions, guaranteeing glitch-free startup/shutdown.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDD Range | 4.5V to 18V - supports wide-input industrial and automotive auxiliary rails without LDO pre-regulation. |
| Peak Output Current | ±5A per channel - sufficient to rapidly charge/discharge high-Qg GaN and SiC FET gates at >1 MHz switching frequencies. |
| Propagation Delay | 13ns typical (DSD package) - enables precise timing control in synchronous rectifiers and phase-shifted topologies. |
| Delay Matching | 1ns typical between channels - allows safe paralleling of OUTA/OUTB for 10A total drive or dual-switch control with minimal skew. |
| Input Voltage Range | –2V to 18V (DSD) - withstands –5V transients on INA/INB, eliminating need for external clamping diodes in noisy environments. |
| UVLO Threshold | 4.2V rising / 3.9V falling (typ) - ensures reliable disable below minimum logic supply, preventing partial turn-on of power switches. |
| Package Thermal RθJA | 46.7°C/W (WSON-8) - enables >1.5W dissipation at 60°C ambient without forced airflow, critical for compact high-density designs. |
Pinout & Package
UCC27524DSDT is packaged in an 8-pin WSON (DSD) with exposed thermal pad (3.0mm × 3.0mm body), optimized for low-inductance layout and enhanced thermal dissipation in space-constrained power modules.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - ENA | Enable input for Channel A | Active-high; internally pulled up to VDD (200kΩ); floats to enable - enables pin-compatibility with UCC27324 and simplifies enable control in multi-phase systems. |
| 2 - INA | Non-inverting input for Channel A | TTL/CMOS compatible (2.1V/1.2V thresholds); internally pulldown (120kΩ) - ensures OUTA stays LOW if controller signal is lost or unconnected. |
| 3 - GND | Power and signal reference | Low-impedance return path for all currents; must be connected directly to PCB ground plane under exposed pad for thermal and EMI performance. |
| 4 - INB | Non-inverting input for Channel B | Functionally identical to INA; supports independent or paralleled control of two low-side switches in half-bridge or dual-phase configurations. |
| 5 - OUTB | Output for Channel B | Rail-to-rail (GND to VDD); ±5A peak drive - drives gate of low-side MOSFET/IGBT; requires local 0.1µF ceramic decoupling at VDD pin. |
| 6 - VDD | Bias supply input | 4.5–18V single supply; powers both channels and internal logic; UVLO circuit monitors this node exclusively. |
| 7 - OUTA | Output for Channel A | Electrically identical to OUTB; matched delay (1ns typ) enables synchronous dual-switch operation without external timing compensation. |
| 8 - ENB | Enable input for Channel B | Independent of ENA; allows asymmetric enable/disable sequencing - e.g., disabling one channel during light-load burst mode while keeping other active. |
Key Features
| Feature | Design Value |
|---|---|
| Negative input voltage tolerance | Withstands –5V DC on INA/INB pins - eliminates need for external Schottky clamps in motor-drive or industrial bus environments with ground bounce. |
| Independent enable inputs | ENA and ENB each have 200kΩ internal pullup - enables flexible power sequencing, fault isolation, and compatibility with legacy UCC27324 layouts. |
| Hysteretic TTL/CMOS thresholds | 1.2V low / 2.1V high with 0.9V hysteresis - rejects >500mV noise spikes common in high-dV/dt SMPS layouts without requiring RC filtering. |
| Hybrid output stage | Combines P-MOS (steady-state) and N-MOS (boosted turn-on) - achieves 5A peak source current with <10ns rise time while minimizing shoot-through risk. |
| UVLO with output hold | Outputs forced LOW during VDD < 3.9V - prevents erratic switching and shoot-through during brown-out or soft-start ramp-up. |
Applications
| High-Frequency DC-DC Converters | Synchronous Rectification |
|---|---|
|
Use Scenario: 1MHz+ buck converter using GaN HEMTs in telecom or server VRMs. IC Role / Device Role / Timing Role: Low-side gate driver delivering 5A peak current with 13ns propagation delay and 1ns channel matching to minimize dead-time uncertainty. Use Value: Enables >97% efficiency at 1MHz by reducing gate drive losses and allowing tighter dead-time control versus discrete MOSFET drivers. |
Use Scenario: Secondary-side synchronous rectification in LLC resonant converters for USB-PD fast chargers. IC Role / Device Role / Timing Role: Dual non-inverting driver with independent ENA/ENB enabling adaptive turn-off to prevent reverse conduction during ZVS transitions. Use Value: Improves light-load efficiency by >3% via controlled channel disable, while maintaining tight timing alignment for zero-voltage switching. |
| GaN Power Stage Gate Drive | Motor Control Half-Bridge |
|
Use Scenario: 650V GaN half-bridge in compact EV on-board chargers with <100ns switching transitions. IC Role / Device Role / Timing Role: Robust low-side driver tolerating –5V input transients and delivering rail-to-rail 5A pulses into low-Qg GaN gates. Use Value: Eliminates external level-shifters and clamps, reducing BOM count and layout area while sustaining >100V/ns dV/dt immunity. |
Use Scenario: 3-phase BLDC inverter for industrial pumps with isolated gate drive requirements. IC Role / Device Role / Timing Role: Dual-channel driver used per half-bridge leg (low-side only), leveraging ENA/ENB for PWM blanking during current-sense sampling. Use Value: Prevents false overcurrent trips by synchronously disabling low-side drive during shunt measurement windows. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar low-side gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCC27524DR | SOIC-8 (D) package; RθJA = 126.4°C/W; no exposed thermal pad; same electrical specs. | Lower power density; suitable for prototyping or lower-current (<2A avg) applications where thermal margin is ample. | Select UCC27524DR for cost-sensitive, non-compact designs where thermal performance is less critical than PCB assembly simplicity. |
| UCC27524DGNR | HVSSOP-8 (DGN) package; RθJA = 48.9°C/W; exposed PowerPAD™; same electrical specs. | Better thermal performance than SOIC but larger footprint (4.9mm × 3.91mm) than WSON; higher parasitic inductance than DSD. | Select UCC27524DGNR when thermal requirements exceed SOIC capability but board space permits larger package and leaded assembly is preferred. |
Compared with UCC27524DR and UCC27524DGNR, the UCC27524DSDT offers the smallest footprint (3.0mm × 3.0mm) and best thermal resistance (46.7°C/W), making it optimal for high-power-density GaN-based converters where layout area and thermal management are primary constraints.
Availability
UCC27524DSDT is available at Aetrix Electronics and suitable for high-frequency DC-DC converters, GaN power stages, and synchronous rectifier circuits requiring stable component supply, consistent parametric performance, and long-term industrial lifecycle support.
Supply support for UCC27524DSDT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in high-reliability power IC design.
The UCC27524 family was engineered specifically for high-efficiency, high-frequency switching power supplies-delivering robust gate drive for emerging wide-bandgap devices while maintaining compatibility with legacy silicon MOSFET systems.
FAQ
What is the maximum negative voltage the UCC27524DSDT inputs can tolerate?
The UCC27524DSDT inputs (INA, INB, ENA, ENB) tolerate –2V DC continuously and –5V transiently per Absolute Maximum Ratings. This enables direct connection to noisy gate nodes or controllers with ground bounce without external protection diodes, enhancing system robustness in motor drives and industrial inverters. The UCC27524DSDT maintains full functionality within its recommended operating range even with sustained –2V input bias.
Does the UCC27524DSDT support paralleling of its two output channels?
Yes, the UCC27524DSDT supports safe paralleling of OUTA and OUTB due to 1ns typical inter-channel delay matching and matched output impedance. When paralleled with shared INA/INB and ENA/ENB, the UCC27524DSDT delivers up to 10A peak drive current-ideal for driving high-capacitance GaN FETs or paralleled silicon MOSFETs in high-power DC-DC stages without timing skew or shoot-through risk.
How does the UCC27524DSDT handle floating input pins?
The UCC27524DSDT incorporates 120kΩ internal pulldown resistors on INA and INB, ensuring OUTA and OUTB remain LOW when inputs are unconnected or open-circuit. This fail-safe behavior prevents unintended power switch turn-on during system initialization, fault conditions, or controller reset-critical for safety certification in industrial and automotive applications. The UCC27524DSDT does not require external pull-down resistors for basic operation.
What is the purpose of the enable pins (ENA and ENB) on the UCC27524DSDT?
The ENA and ENB pins provide independent, active-high control of each output channel. Internally pulled up to VDD (200kΩ), they default to enabled when left floating-ensuring compatibility with UCC27324 layouts. Driving either pin LOW disables its respective output immediately, enabling features like burst-mode operation, fault shutdown, or asymmetric PWM control. The UCC27524DSDT's enable function operates across the full input voltage range (–2V to 18V) and is independent of VDD.
Is the UCC27524DSDT pin-compatible with earlier TI gate drivers?
Yes, the UCC27524DSDT is pin-compatible with the UCC27324 in SOIC-8 (D) and HVSSOP-8 (DGN) packages, as ENA and ENB map to the same pins (1 and 8) that are No-Connect (N/C) on the UCC27324. While the UCC27524DSDT adds functional enable capability, leaving ENA/ENB floating preserves drop-in replacement behavior. However, the WSON-8 (DSD) package has identical pinout but different thermal pad layout-requiring minor PCB revision for thermal optimization.
UCC27524DSDT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-WDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Driven Configuration:
- Low-Side
- Channel Type:
- Independent
- Number of Drivers:
- 2
- Gate Type:
- IGBT, N-Channel MOSFET
- Voltage - Supply:
- 4.5V ~ 18V
- Logic Voltage - VIL, VIH:
- 1V, 2.3V
- Current - Peak Output (Source, Sink):
- 5A, 5A
- Input Type:
- Non-Inverting
- High Side Voltage - Max (Bootstrap):
- -
- Rise / Fall Time (Typ):
- 7ns, 6ns
- Operating Temperature:
- -40°C ~ 140°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SON (3x3)
UCC27524DSDT FAQ
1.How can I place an order for UCC27524DSDT through Aetrix?
Please submit a Request for Quotation (RFQ) for UCC27524DSDT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UCC27524DSDT reliable?
The price and inventory of UCC27524DSDT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UCC27524DSDT is usually 5 days.
3.What payment methods are accepted for UCC27524DSDT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UCC27524DSDT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UCC27524DSDT?
UCC27524DSDT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UCC27524DSDT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UCC27524DSDT?
For technical support, including UCC27524DSDT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UCC27524DSDT requirements.
6.How does Aetrix verify that UCC27524DSDT is sourced from the original manufacturer or authorized distributors?
All UCC27524DSDT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UCC27524DSDT meets industry standards.
7.What is the process for return or replacement of UCC27524DSDT?
All UCC27524DSDT units undergo pre-shipment inspection (PSI). If there is an issue with UCC27524DSDT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UCC27524DSDT part is unused and in its original packaging.
Return procedure for UCC27524DSDT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UCC27524DSDT Tags

-
ZXGD3009E6TA
Diodes Incorporated

-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments

-
MCP1416T-E/OT
Microchip Technology

-
MCP1402T-E/OT
Microchip Technology

-
MCP1415T-E/OT
Microchip Technology

-
MCP1401T-E/OT
Microchip Technology

-
IX4428NTR
Littelfuse Inc.

-
IRS2005STRPBF
Infineon Technologies

-
IRS2008STRPBF
Infineon Technologies

-
IX4310TTR
Littelfuse Inc.

-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

