Texas Instruments UCC27528DR
- Part No.:
- UCC27528DR
- Manufacturer:
- Texas Instruments
- Category:
- Gate Drivers
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
UCC27528DR.pdf
- Description:
- IC GATE DRVR LOW-SIDE 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,555
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UCC27528DR from Texas Instruments is a dual-channel, non-inverting low-side gate driver IC designed to drive MOSFETs and IGBTs in high-frequency power stages. It delivers 5-A peak source/sink current, features 17-ns typical propagation delay, 1-ns typical inter-channel delay matching, and operates from 4.5-V to 18-V single supply - enabling robust GaN and SiC gate drive in DC-DC converters and motor control.
For engineers reviewing the UCC27528DR datasheet, UCC27528DR pinout, UCC27528DR application, or UCC27528DR equivalent, key selection considerations include enable-controlled dual-channel timing integrity, CMOS-input threshold hysteresis for noise immunity, UVLO behavior ensuring glitch-free startup, and SOIC-8 package compatibility with industrial thermal requirements up to 140°C junction temperature.
Technical Context
The UCC27528DR implements independent ENA/ENB enable inputs with TTL/CMOS-compatible thresholds decoupled from VDD, allowing flexible system-level control without supply dependency. Its CMOS-input logic provides voltage-dependent thresholds (VIN_H ≈ 55% VDD, VIN_L ≈ 38% VDD) and 17% VDD hysteresis, supporting RCD-based input delay tuning and high-noise immunity in switching environments.
Internally, the device uses matched propagation paths to achieve ≤1-ns delay skew between channels, minimizing timing mismatch in synchronous rectifier or paralleled-switch configurations. Outputs are actively held low during VDD UVLO (4.20-V turn-on, 3.90-V turn-off) and when inputs float - critical for safe power-up/down sequencing in SMPS and solar inverters.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Peak Drive Current | ±5 A - sufficient to charge/discharge high-Qg GaN FETs at >1-MHz switching frequencies without slew-rate limiting |
| Propagation Delay | 17 ns typical - enables precise timing control in high-efficiency resonant LLC and phase-shifted full-bridge topologies |
| Delay Matching | 1 ns typical - ensures simultaneous turn-on of paralleled power switches, reducing current imbalance and thermal stress |
| VDD Range | 4.5 V to 18 V - supports direct connection to 5-V, 12-V, or 15-V bias rails without external regulators |
| UVLO Threshold | 4.20 V (rising), 3.90 V (falling) - prevents erratic output behavior during brownout or soft-start conditions |
| Input Hysteresis | 17% of VDD - rejects fast transients on PWM lines in noisy motor drive or industrial power environments |
| Rise/Fall Time | 7 ns / 6 ns (1.8-nF load) - minimizes switching losses in wide-bandgap devices by reducing transition time |
Pinout & Package
UCC27528DR is housed in an industry-standard SOIC-8 (D) package (4.90 mm × 3.91 mm), optimized for thermal performance and PCB layout simplicity in high-density power designs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - ENA | Enable input for Channel A | Active-high logic; floating = enabled; allows independent channel shutdown without affecting Channel B |
| 2 - INA | Non-inverting input for Channel A | Drives OUTA high when high; output held low if floating - eliminates need for external pull-down |
| 3 - GND | Power and signal reference | Common return path for VDD, inputs, and outputs; must be low-inductance connection to minimize ground bounce |
| 4 - INB | Non-inverting input for Channel B | Drives OUTB high when high; internal pull-down ensures safe default state during initialization |
| 5 - OUTB | Channel B output | Low-side driver output capable of ±5-A pulsed current into capacitive gate loads |
| 6 - VDD | Supply input | Bias rail for internal logic and output stage; requires local 0.1-μF + 1-μF bypass network per datasheet layout guidelines |
| 7 - OUTA | Channel A output | Matched to OUTB in timing and drive strength; supports paralleling with OUTB for 10-A aggregate capability |
| 8 - ENB | Enable input for Channel B | Independent control of Channel B; enables asymmetric enable sequencing in multi-phase controllers |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent enable pins (ENA/ENB) | Enables per-channel fault isolation and phased startup in multi-phase SMPS without additional logic |
| CMOS-input threshold with VDD-dependent hysteresis | Eliminates external Schmitt triggers; supports slow-edge PWM signals and RCD delay networks for timing tuning |
| VDD UVLO with 300-mV hysteresis | Guarantees clean, monotonic output behavior during power ramp-up and brownout recovery |
| Outputs held low on floating inputs | Prevents unintended power switch conduction during MCU reset or communication loss - critical for safety certification |
| 1-ns inter-channel delay matching | Reduces timing skew-induced shoot-through risk in synchronous rectifiers and interleaved converters |
Applications
| Switch-Mode Power Supplies | DC-DC Converters |
|---|---|
Use Scenario: High-efficiency 650-W server PSU using synchronous rectification with dual-phase interleaving. IC Role / Device Role / Timing Role: Low-side gate driver for two parallel synchronous rectifier FETs per phase, synchronized via matched delay paths. Use Value: 1-ns delay matching ensures <100-ps timing skew between paralleled FETs, reducing conduction loss imbalance by >12% versus unmatched drivers. | Use Scenario: 48-V-to-12-V isolated DC-DC module for telecom base stations with GaN half-bridge primary. IC Role / Device Role / Timing Role: Dual-channel driver for secondary-side synchronous rectifiers, controlled via isolated PWM signals with ENA/ENB sequencing. Use Value: Independent ENA/ENB allows staggered turn-on to limit inrush current during hot-swap events without adding discrete logic. |
| Motor Control | Solar Power Inverters |
Use Scenario: 3-kW BLDC inverter with six-step commutation and overcurrent protection. IC Role / Device Role / Timing Role: Gate driver for low-side IGBTs in three-phase inverter leg; ENA/ENB tied to MCU fault outputs. Use Value: UVLO hold-low behavior prevents shoot-through during undervoltage faults, meeting IEC 61800-5-1 functional safety requirements. | Use Scenario: String-level microinverter with dual-stage topology (boost + H-bridge) and rapid shutdown compliance. IC Role / Device Role / Timing Role: Driver for boost-stage MOSFETs; INA/INB driven by DSP PWM with floating-safe default state. Use Value: Input-float safety feature eliminates external pull-down resistors, reducing BOM count and PCB area in space-constrained modules. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar low-side gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCC27527DR | Dual inverting/non-inverting inputs per channel; no dedicated ENA/ENB pins; uses INA+/INA− configuration | Requires external logic or resistor networks to implement enable functionality; less suitable for asymmetric fault handling | Select UCC27527DR only when input flexibility (inverting + non-inverting) outweighs need for independent enable control |
| LM5113SDX | Single-channel, 5-A driver with adjustable dead-time control; no inter-channel matching; different pinout | Requires two units for dual-channel operation; lacks delay matching and floating-input safety | Choose LM5113SDX for cost-sensitive single-channel designs where timing skew is not critical |
Compared with UCC27527DR and LM5113SDX, the UCC27528DR uniquely combines independent enable control, sub-ns delay matching, and floating-input safety in a single SOIC-8 package - making it optimal for high-reliability, multi-phase, and safety-compliant power systems.
Availability
UCC27528DR is available at Aetrix Electronics and suitable for switch-mode power supplies, DC-DC converters, and motor control applications requiring stable component supply, long-term lifecycle support, and traceable sourcing for industrial and automotive-grade production.
Supply support for UCC27528DR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies with over 90 years of innovation in industrial, automotive, and communications markets.
The UCC27528DR belongs to TI's UCC2752x gate driver product line, engineered specifically for high-speed, low-side driving of wide-bandgap and silicon power devices in demanding power conversion systems.
FAQ
What is the maximum operating junction temperature for the UCC27528DR?
The UCC27528DR is rated for an operating junction temperature range of –40°C to 140°C. This specification is validated across all electrical parameters in the datasheet and supports reliable operation in high-ambient environments such as enclosed motor drives and solar inverters. Thermal derating begins above 125°C ambient depending on PCB copper area and airflow; the SOIC-8 package has a θJA of 128°C/W under standard JEDEC test conditions.
Does the UCC27528DR support negative voltage tolerance on its input pins?
Yes, the UCC27528DR supports –5-V negative voltage handling on INA and INB pins, as specified in the Absolute Maximum Ratings table. This capability allows direct interfacing with legacy controller outputs that may exhibit undershoot during fast edge transitions, without requiring external clamping diodes. The ENA and ENB pins are rated for –0.3 V minimum, so negative excursions there require external protection.
How does the UCC27528DR behave during VDD undervoltage lockout (UVLO)?
During VDD UVLO, the UCC27528DR holds both OUTA and OUTB low regardless of INA, INB, ENA, or ENB states - ensuring glitch-free startup and shutdown. The UVLO rising threshold is 4.20 V (typical), with 300-mV hysteresis, so the outputs remain disabled until VDD exceeds 4.50 V and stay disabled until VDD drops below 3.90 V. This behavior is intrinsic to the internal UVLO circuit and requires no external components.
Can the UCC27528DR drive GaN power devices effectively?
Yes, the UCC27528DR is explicitly designed for emerging wide-bandgap devices including GaN. Its 5-A peak source/sink current, 7-ns rise / 6-ns fall times (with 1.8-nF load), and 17-ns propagation delay enable efficient switching of low-Qg GaN FETs at frequencies exceeding 1 MHz. The 4.5-V minimum VDD also aligns with common GaN driver bias requirements, eliminating level-shifting circuitry in many topologies.
Is the UCC27528DR pin-compatible with the older UCC2732x family?
The UCC27528DR is pin-to-pin compatible with the UCC2732x family *only* when ENA and ENB are left floating or tied high - as stated in TI's documentation. However, the UCC27528DR's dedicated enable pins differ functionally from the UCC2732x's input-only pinout (pins 1 and 8 are inputs, not enables), so direct replacement requires verification of control logic mapping and absence of floating-input risks in legacy designs.
UCC27528DR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Driven Configuration:
- Low-Side
- Channel Type:
- Independent
- Number of Drivers:
- 2
- Gate Type:
- IGBT, N-Channel MOSFET
- Voltage - Supply:
- 4.5V ~ 18V
- Logic Voltage - VIL, VIH:
- -
- Current - Peak Output (Source, Sink):
- 5A, 5A
- Input Type:
- Non-Inverting
- High Side Voltage - Max (Bootstrap):
- -
- Rise / Fall Time (Typ):
- 7ns, 6ns
- Operating Temperature:
- -40°C ~ 140°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
UCC27528DR FAQ
1.How can I place an order for UCC27528DR through Aetrix?
Please submit a Request for Quotation (RFQ) for UCC27528DR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UCC27528DR reliable?
The price and inventory of UCC27528DR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UCC27528DR is usually 5 days.
3.What payment methods are accepted for UCC27528DR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UCC27528DR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UCC27528DR?
UCC27528DR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UCC27528DR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UCC27528DR?
For technical support, including UCC27528DR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UCC27528DR requirements.
6.How does Aetrix verify that UCC27528DR is sourced from the original manufacturer or authorized distributors?
All UCC27528DR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UCC27528DR meets industry standards.
7.What is the process for return or replacement of UCC27528DR?
All UCC27528DR units undergo pre-shipment inspection (PSI). If there is an issue with UCC27528DR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UCC27528DR part is unused and in its original packaging.
Return procedure for UCC27528DR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UCC27528DR Tags

-
ZXGD3009E6TA
Diodes Incorporated

-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments

-
MCP1416T-E/OT
Microchip Technology

-
MCP1402T-E/OT
Microchip Technology

-
MCP1415T-E/OT
Microchip Technology

-
MCP1401T-E/OT
Microchip Technology

-
IX4428NTR
Littelfuse Inc.

-
IRS2005STRPBF
Infineon Technologies

-
IRS2008STRPBF
Infineon Technologies

-
IX4310TTR
Littelfuse Inc.

-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
