Texas Instruments UCC27714DR
- Part No.:
- UCC27714DR
- Manufacturer:
- Texas Instruments
- Category:
- Gate Drivers
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
UCC27714DR.pdf
- Description:
- IC GATE DRVR HALF-BRIDGE 14SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UCC27714DR from Texas Instruments is a high-speed, 600-V high-side/low-side gate driver IC with independent TTL/CMOS-compatible inputs, 4-A peak source/sink output current at VDD = 15 V, 125-ns maximum propagation delay, and robust –8-V HS pin transient tolerance. It drives power MOSFETs or IGBTs in half-bridge configurations for offline AC/DC power supplies.
For engineers reviewing the UCC27714DR datasheet, UCC27714DR pinout, UCC27714DR application, or UCC27714DR equivalent, key selection criteria include bootstrap-capable floating high-side channel, dual UVLO protection (VDD and HB–HS), rail-to-rail drive, and ±20-ns maximum delay matching between HO and LO outputs under –40°C to 125°C operation.
Technical Context
The UCC27714DR integrates two independent gate-drive channels: a ground-referenced low-side (LO) and a floating high-side (HO) designed for bootstrap operation with HB–HS bias up to 17 V. Its logic inputs (HI/LI) directly control each output without internal cross-coupling, enabling full PWM flexibility including 100% duty cycle support when HB–HS remains above UVLO threshold.
It features separated logic ground (VSS) and driver ground (COM), sustaining voltage differences up to ±6 V, and includes integrated pull-down resistors (400 kΩ on HI/LI, 200 kΩ on EN) plus input hysteresis (0.7 V) for noise immunity. The device maintains functional logic at HS pin voltages from –8 V to 600 V (at VDD = 12 V) and exhibits high dv/dt immunity on HS pin.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VHS Max | 600 V - Enables direct use in 400-V AC mains and 600-V DC bus applications without level-shifting. |
| IOUT Peak | ±4 A - Delivers fast turn-on/turn-off of high-gate-charge MOSFETs/IGBTs with minimal switching loss. |
| tPD Max | 125 ns - Ensures precise timing alignment in high-frequency (>500 kHz) bridge topologies like LLC and phase-shifted full-bridge. |
| tDM Max | 20 ns - Minimizes pulse distortion and shoot-through risk in synchronous switching by tightly matching HO/LO delays. |
| VDD Range | 10 V to 17 V - Supports wide-input auxiliary supplies and enables stable operation across varying bias conditions. |
| UVLO Hysteresis | 0.5 V (VDD), 1.0 V (HB–HS) - Prevents oscillation during supply transients and accommodates bootstrap capacitor droop. |
| TJ Range | –40°C to 125°C - Rated for industrial and telecom power supply environments with no derating required. |
Pinout & Package
UCC27714DR is housed in a 14-pin SOIC package (3.91 mm × 8.65 mm body size) with creepage-optimized pin spacing for high-voltage isolation. Pin 1 is HI; pins 8, 9, 10, and 14 are NC; COM (pin 5) serves as low-side return; HS (pin 11) is high-side source reference; HB (pin 13) is bootstrap supply input.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| HI (1) | High-side input | CMOS/TTL-compatible logic signal controlling HO; internally pulled down via 400-kΩ resistor when floating. |
| LI (2) | Low-side input | CMOS/TTL-compatible logic signal controlling LO; internally pulled down via 400-kΩ resistor when floating. |
| VSS (3) | Logic ground | Reference for HI, LI, and EN inputs; electrically isolated from COM to sustain ±6 V differential. |
| EN/NC (4) | Enable input | Active-high enable; internally pulled up to VDD; grounding disables both HO and LO; open = enabled. |
| COM (5) | Driver ground | Return path for LO output and internal driver circuitry; referenced to HB/HS for high-side operation. |
| LO (6) | Low-side output | Ground-referenced driver output; sinks/sources ±4 A; rail-to-rail swing with <35 mV low-level voltage at 20 mA. |
| VDD (7) | Bias supply | Powers logic and LO channel; UVLO threshold 8.6 V (on), 7.25 V (off); bypassed to VSS with ≥1-µF capacitor. |
| HB (13) | Bootstrap supply | Input for floating high-side bias; requires external capacitor to HS; UVLO threshold 8.3 V (on), 7.25 V (off). |
| HO (12) | High-side output | Floating driver output referenced to HS; delivers ±4 A; low-level voltage <40 mV at 20 mA load. |
| HS (11) | High-side source | Reference node for HO and HB; withstands –8 V to 600 V DC; supports high dv/dt transients up to 50 V/ns. |
Key Features
| Feature | Design Value |
|---|---|
| Independent HI/LI control | Enables asymmetric PWM, dead-time insertion, and 100% duty cycle operation without external logic. |
| Rail-to-rail output drive | Ensures full gate voltage swing (e.g., 0 V to VDD for LO, HS to HB for HO), maximizing RDS(on) margin in power switches. |
| Dual UVLO protection | VDD–VSS and HB–HS UVLO blocks operate independently-LO remains active during HB–HS UVLO to recharge bootstrap capacitor. |
| Negative voltage handling | Operates reliably with –8 V on HS pin (at VDD = 12 V), supporting robust startup and fault recovery in hard-switched bridges. |
| Input hysteresis | 0.7-V threshold hysteresis on HI, LI, and EN pins suppresses noise-induced false triggering in noisy power environments. |
Applications
| Server PSU Half-Bridge | Solar Inverter Bridge |
|---|---|
Use Scenario: High-density 1–3 kW server power supply using hard-switched half-bridge topology with Si MOSFETs. IC Role / Device Role / Timing Role: UCC27714DR drives high-side and low-side MOSFET gates with matched 125-ns propagation delay and 20-ns delay matching to minimize shoot-through risk at 300–500 kHz switching. Use Value: 4-A peak drive current reduces MOSFET switching time, cutting conduction losses by >15% versus 2-A drivers in 12-V gate-drive configurations. | Use Scenario: String-level solar inverter DC–AC stage with 600-V IGBTs operating in 50/60-Hz modified sine-wave or high-frequency PWM mode. IC Role / Device Role / Timing Role: UCC27714DR provides isolated high-side gate drive via bootstrap while maintaining logic-level compatibility with MCU-based SPWM controllers. Use Value: 600-V HS rating and –8-V transient tolerance eliminate need for isolated gate-drive transformers or level shifters in cost-sensitive residential inverters. |
| Industrial UPS Inverter | Telecom Rectifier Module |
Use Scenario: Online double-conversion UPS delivering clean 230-V AC output from 400-V DC bus, using full-bridge IGBT stage with thermal derating. IC Role / Device Role / Timing Role: UCC27714DR controls complementary IGBT pairs with independent HI/LI inputs, enabling precise dead-time control and soft-start sequencing. Use Value: Dual UVLO (VDD and HB–HS) ensures safe shutdown during brownout or bootstrap capacitor failure, preventing IGBT desaturation faults. | Use Scenario: 48-V telecom rectifier module converting 380-V DC PFC output to isolated 48-V DC using phase-shifted full-bridge topology. IC Role / Device Role / Timing Role: UCC27714DR drives primary-side MOSFETs with rail-to-rail output and 10–30 ns rise/fall times into 1-nF gate loads. Use Value: 125-ns max propagation delay enables accurate synchronization with digital controller PWM edges, reducing RMS current ripple by ~12% at 200 kHz. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-side/low-side gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| IRS2004STRPBF | Lower peak current (2.5 A), higher tPD (200 ns), no separate VSS/COM isolation; 8-V UVLO hysteresis. | Limited to lower-power (<500 W) half-bridges; unsuitable for 100% duty cycle or high dv/dt environments. | Select UCC27714DR when 4-A drive, 125-ns timing, or –8-V HS transient tolerance is required. |
| LM5109BMAX/NOPB | Higher VHS (600 V), but only 1-A peak output; no HB–HS UVLO; fixed 12-V VDD range; no EN pin. | Best for space-constrained, low-cost designs where gate charge is <20 nC and timing precision is secondary. | Choose UCC27714DR for high-current, high-precision, or fault-resilient bridge control where LM5109B lacks UVLO redundancy and drive strength. |
Compared with IRS2004STRPBF and LM5109BMAX/NOPB, the UCC27714DR delivers superior timing accuracy (20-ns delay matching vs. >50 ns), higher drive capability (±4 A vs. ≤2.5 A), and dual independent UVLO protection-critical for reliable operation in high-density, high-reliability industrial power systems.
Availability
UCC27714DR is available at Aetrix Electronics and suitable for server PSUs, solar inverters, industrial UPS systems, and telecom rectifiers requiring stable component supply and long-term production continuity.
Supply support for UCC27714DR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies with over 90 years of innovation in industrial and automotive electronics.
The UCC27714DR belongs to TI's high-voltage gate driver product line, engineered specifically for high-efficiency, high-reliability offline AC/DC and DC/AC conversion in industrial power infrastructure.
FAQ
What is the maximum allowable voltage on the HS pin of the UCC27714DR?
The UCC27714DR supports a maximum continuous voltage of 600 V on the HS pin relative to COM, with transient capability up to –8 V DC (at VDD = 12 V). This allows direct integration into 400-V AC mains-derived 600-V DC bus systems without external level-shifting circuitry. The device maintains functional logic integrity across this full range, verified per TI's SLUSBY6B datasheet Section 6.3.
Does the UCC27714DR support 100% duty cycle operation?
Yes, the UCC27714DR supports 100% duty cycle operation provided the HB–HS bootstrap supply remains above its UVLO turn-on threshold (minimum 7.7 V). This is achieved by ensuring sufficient LO conduction time to recharge the bootstrap capacitor during each cycle. The device's independent HI/LI inputs and absence of internal dead-time logic make it inherently compatible with continuous conduction mode topologies like phase-shifted full-bridge.
How does the UCC27714DR handle input floating conditions?
The UCC27714DR incorporates internal 400-kΩ pull-down resistors on HI and LI inputs and a 200-kΩ pull-up resistor on EN/NC. When HI or LI is left floating, the corresponding output (HO or LO) is held LOW, preventing unintended power switch activation. This fail-safe behavior is confirmed in the datasheet's Pin Functions table and Functional Block Diagram (Section 5 and Figure 38), ensuring robust operation during MCU reset or signal loss.
What is the purpose of the separate VSS and COM pins on the UCC27714DR?
The UCC27714DR uses separate VSS (logic ground) and COM (driver ground) pins to isolate digital control signals from high-current gate-drive return paths. This separation sustains up to ±6 V differential between VSS and COM, minimizing noise coupling into logic inputs and improving EMI performance. It also enables level-shifting flexibility in multi-supply systems, as explicitly defined in Section 6.3 Recommended Operating Conditions.
Can the UCC27714DR drive both MOSFETs and IGBTs effectively?
Yes, the UCC27714DR is explicitly rated for driving both power MOSFETs and IGBTs, as stated in the device description (Section 3) and supported by its ±4-A peak output current, rail-to-rail drive capability, and 600-V HS rating. Its 125-ns propagation delay and 20-ns delay matching ensure precise timing control critical for IGBT saturation avoidance and MOSFET zero-voltage switching optimization in bridge configurations.
UCC27714DR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Driven Configuration:
- Half-Bridge
- Channel Type:
- Independent
- Number of Drivers:
- 2
- Gate Type:
- IGBT, N-Channel MOSFET
- Voltage - Supply:
- 10V ~ 18V
- Logic Voltage - VIL, VIH:
- 1.2V, 2.7V
- Current - Peak Output (Source, Sink):
- 4A, 4A
- Input Type:
- Non-Inverting
- High Side Voltage - Max (Bootstrap):
- 600 V
- Rise / Fall Time (Typ):
- 15ns, 15ns
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
UCC27714DR FAQ
1.How can I place an order for UCC27714DR through Aetrix?
Please submit a Request for Quotation (RFQ) for UCC27714DR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UCC27714DR reliable?
The price and inventory of UCC27714DR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UCC27714DR is usually 5 days.
3.What payment methods are accepted for UCC27714DR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UCC27714DR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UCC27714DR?
UCC27714DR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UCC27714DR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UCC27714DR?
For technical support, including UCC27714DR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UCC27714DR requirements.
6.How does Aetrix verify that UCC27714DR is sourced from the original manufacturer or authorized distributors?
All UCC27714DR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UCC27714DR meets industry standards.
7.What is the process for return or replacement of UCC27714DR?
All UCC27714DR units undergo pre-shipment inspection (PSI). If there is an issue with UCC27714DR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UCC27714DR part is unused and in its original packaging.
Return procedure for UCC27714DR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UCC27714DR Tags

-
ZXGD3009E6TA
Diodes Incorporated

-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments

-
MCP1416T-E/OT
Microchip Technology

-
MCP1402T-E/OT
Microchip Technology

-
MCP1415T-E/OT
Microchip Technology

-
MCP1401T-E/OT
Microchip Technology

-
IX4428NTR
Littelfuse Inc.

-
IRS2005STRPBF
Infineon Technologies

-
IRS2008STRPBF
Infineon Technologies

-
IX4310TTR
Littelfuse Inc.

-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
