My Inquiry
My Account
Texas Instruments UCC29002DR
- Part No.:
- UCC29002DR
- Manufacturer:
- Texas Instruments
- Category:
- Power Management - Specialized
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
UCC29002DR.pdf
- Description:
- IC LOAD SHARE CTRLR ADV 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:1,038
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UCC29002DR from Texas Instruments is an advanced 8-pin BiCMOS load-share controller for paralleling DC-DC modules and power supplies in N+1 redundant systems. It delivers <1% current-share error at full load, supports high-side or low-side current sensing via ultra-low-offset (±100 µV) amplifier, and complies with Intel® SSI load-share specification. Used in telecom rectifiers and server VRMs to balance output current across multiple modules.
For engineers reviewing the UCC29002DR datasheet, UCC29002DR pinout, UCC29002DR application, or UCC29002DR equivalent, key selection criteria include its ±100 µV current-sense offset, 75–90 dB CMRR, 2 MHz GBW, VDD operating range of 4.575–13.5 V, and support for both GND-referenced and high-side shunt placement - critical for precision current sharing in distributed power architectures.
Technical Context
The UCC29002DR implements automatic leader/follower architecture using a post-package-trimmed current-sense amplifier (±100 µV offset, ±10 µV/°C drift) and transconductance error amplifier (gM = 14 mS) to achieve <1% current-share accuracy. Its differential CSA accepts inputs from 0 V to VDD, enabling shunt placement in either output rail or ground return path.
It features a single-wire load-share bus with integrated fault protection: window comparator monitors VLS against (2/3 × VCSO) and (VDD − 0.7 V); LS driver disconnects during standby or fault; and ADJ amplifier sinks up to 4.55 mA (−40°C to +105°C) to adjust remote-sense feedback voltage.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Current-share error | <1% at full load - enables precise parallel operation of mismatched power modules without manual trimming. |
| CSA input offset voltage | ±100 µV at 25°C - allows use of low-value shunts (e.g., 0.5 mΩ) to minimize I²R loss while maintaining accuracy. |
| CSA common-mode range | 0 V to VDD - supports shunt placement in GND return or positive output rail, simplifying layout in high-voltage outputs. |
| VDD operating range | 4.575 V to 13.5 V - compatible with 5 V, 12 V, and intermediate bias rails; includes UVLO with 4.375 V turn-on and 4.0 V turn-off hysteresis. |
| Load-share bus drive | Unity-gain buffer with ±1.5 mA output - drives up to ~10 modules on shared LS bus (based on 100 kΩ input impedance and IOUT,MIN). |
| ADJ sink current | 3.95 mA typical at 25°C - directly modulates remote-sense feedback node to adjust module output voltage for current balancing. |
| Thermal resistance (VSSOP) | RθJA = 168.0 °C/W - requires thermal-aware PCB layout with copper pour and vias for reliable operation at full load. |
Pinout & Package
UCC29002DR is packaged in an 8-pin VSSOP (DGK) package measuring 3.00 mm × 4.90 mm, optimized for space-constrained power modules and telecom boards.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS− (Pin 1) | CSA inverting input | Accepts low-side or high-side shunt return; used with CS+ to detect current direction and enable/disable function. |
| CS+ (Pin 2) | CSA noninverting input | Paired with CS− to measure differential voltage across RSHUNT; common-mode range spans 0 V to VDD. |
| VDD (Pin 3) | Power supply input | Bias rail (4.575–13.5 V); requires 0.1–1 µF low-ESL capacitor near pin for clamp stability and noise immunity. |
| GND (Pin 4) | Reference ground | Common reference for all analog blocks; must connect to converter S− sense path to avoid ground-loop errors. |
| ADJ (Pin 5) | Adjust amplifier output | Sinks current proportional to VEAO to raise module output voltage; clamped to ≥ VEAO + 1 V for safe operation. |
| EAO (Pin 6) | Error amplifier output | Transconductance output (14 mS) that develops VEAO across external compensation network to control ADJ current. |
| LS (Pin 7) | Load-share bus I/O | Drives and receives VLS; internal 100 kΩ input impedance; protected against shorts to GND or VDD. |
| CSO (Pin 8) | CSA output | Amplified shunt voltage (gain 75–90 dB); feeds EAO and LS driver; output swing limited to 0–(VDD − 1.7 V). |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-offset current-sense amplifier | ±100 µV max offset enables sub-milliohm shunt use without calibration, reducing power loss and thermal stress. |
| Single-wire load-share bus with fault protection | Integrated window comparator disables LS driver if VLS falls below (2/3 × VCSO) or exceeds (VDD − 0.7 V), preventing erroneous voltage adjustment. |
| Leader/follower auto-assignment | No fixed master; highest VCSO module becomes leader; followers emulate its current via VLS, enabling dynamic redundancy. |
| Start-up mode (UCC29002DR) | Forces ADJ to max sink and disables LS driver until VCSO > 0.8 × VLS, accelerating current engagement in cold-start scenarios. |
| Intel® SSI compliance | Fully meets SSI Rev 1.3 load-share timing, accuracy, and bus protocol requirements for interoperability in server OEM designs. |
Applications
| Telecom Rectifier Systems | Server VRM Parallelization |
|---|---|
|
Use Scenario: Paralleling multiple 48 V DC-DC rectifiers in central office power shelves to meet N+1 redundancy and 200 A total output. IC Role / Device Role / Timing Role: Load-share controller coordinating current distribution among independent rectifier modules via single-wire LS bus. Use Value: Achieves <1% current imbalance across modules under transient load steps, eliminating hot-spotting and extending system MTBF. |
Use Scenario: Combining dual 12 V/150 A VRMs in high-end AI servers to deliver 300 A to CPU/GPU rails with tight voltage regulation. IC Role / Device Role / Timing Role: Real-time current-balancing agent interfacing with VRM feedback loops through ADJ and EAO pins. Use Value: Enables use of off-the-shelf VRMs without custom firmware or digital PMBus coordination, reducing BOM cost and validation time. |
| Industrial PLC Power Backplanes | Medical Imaging Power Supplies |
|
Use Scenario: Distributing 24 V/60 A across three isolated DC-DC modules powering I/O backplane in safety-critical PLC chassis. IC Role / Device Role / Timing Role: Analog load-share supervisor ensuring equal current contribution during brownout recovery and hot-swap events. Use Value: Maintains balanced loading during 10–90% load transients with no communication latency, meeting IEC 61000-4-11 immunity requirements. |
Use Scenario: Paralleling two 500 W X-ray generator power supplies requiring stable 120 V output with <0.1% ripple and zero single-point failure. IC Role / Device Role / Timing Role: Fault-tolerant current balancer with LS bus short-circuit protection and automatic leader re-election after module replacement. Use Value: Eliminates need for active digital controllers; achieves Class I medical safety compliance via analog isolation and fail-safe disable behavior. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar load-share controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCC39002DR | Same pinout and electrical specs, but rated for 0°C to 70°C ambient (vs. −40°C to +105°C for UCC29002DR); start-up logic identical. | Restricted to commercial-temperature environments (e.g., enterprise networking gear), not industrial or telecom outdoor cabinets. | Select UCC39002DR only when ambient temperature stays within 0–70°C and cost sensitivity outweighs extended temp qualification. |
| UC3902P | Legacy 8-pin DIP load-share controller; no LS bus protection, higher CSA offset (±500 µV), no VSSOP option; requires external components for SSI compliance. | Lacks modern fault detection and thermal performance; suitable only for legacy redesigns where board space and accuracy are secondary. | Choose UC3902P only for drop-in replacement in existing PDIP-based designs with no revision budget for layout changes. |
Compared with UCC39002DR and UC3902P, the UCC29002DR provides wider temperature range, superior current-sense accuracy, integrated LS bus protection, and VSSOP packaging - making it the optimal choice for new high-reliability telecom, server, and industrial designs demanding <1% current sharing.
Availability
UCC29002DR is available at Aetrix Electronics and suitable for telecom rectifier systems, server VRM parallelization, and industrial PLC power backplanes requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for UCC29002DR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog and embedded processing technologies, with leadership in power management ICs and high-reliability interface solutions.
The UCC29002DR belongs to TI's advanced load-share controller product line, designed specifically for analog current balancing in N+1 redundant DC-DC systems used in telecom infrastructure, enterprise servers, and industrial power distribution.
FAQ
What is the operating temperature range for the UCC29002DR?
The UCC29002DR is specified for operation from −40°C to +105°C ambient temperature. This extended range supports deployment in harsh environments such as telecom base station cabinets, industrial control enclosures, and server racks with elevated internal temperatures. The device maintains <1% current-share accuracy across this full range, validated by ±10 µV/°C offset drift in the current-sense amplifier. Always verify PCB thermal design meets RθJA = 168.0 °C/W for VSSOP package.
How does the UCC29002DR implement load-share bus protection?
The UCC29002DR continuously monitors the LS bus voltage using an internal window comparator. If VLS falls below (2/3 × VCSO) or rises above (VDD − 0.7 V), the LS bus FAULT signal triggers immediate disconnection of the LS driver and forces ADJ current to zero. This prevents erroneous voltage adjustments caused by shorts to GND or VDD. The protection operates independently of microcontroller supervision, ensuring fail-safe behavior in safety-critical systems.
Can the UCC29002DR be used with high-side current sensing?
Yes, the UCC29002DR supports high-side current sensing: its current-sense amplifier has a common-mode input range from 0 V to VDD, allowing RSHUNT placement in the positive output rail. However, when using high-side sensing, CS+ must be pulled at least 0.5 V below CS− to disable the device - not CS− above CS+, which risks exceeding the absolute maximum rating. Also ensure VCS+/VCS− stay within −0.3 V to (VDD + 0.3 V) per datasheet limits.
What is the purpose of the ADJ pin on the UCC29002DR?
The ADJ pin on the UCC29002DR sinks a current (up to 4.55 mA at −40°C to +105°C) proportional to the error voltage VEAO at EAO. This current flows through the module's remote-sense resistor and RADJ, raising the effective feedback voltage seen by the DC-DC controller - thereby increasing its output voltage to match the leader module's current. At the leader module, VEAO ≈ 0 V, so ADJ current is zero and output voltage remains unchanged.
Does the UCC29002DR require external compensation components?
Yes, the UCC29002DR requires external compensation on the EAO pin: a series RC network (typically 2.2 kΩ + 1 nF) between EAO and GND sets the dominant pole for the transconductance error amplifier loop. The ADJ pin also requires an external RADJ resistor (value selected based on desired voltage adjustment range and sense resistor). No compensation is needed on CSO or LS - those paths are internally compensated per functional block diagram.
UCC29002DR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- Load Share Controller
- Current - Supply:
- 2.5mA
- Voltage - Supply:
- 4.375V ~ 14.25V
- Operating Temperature:
- -40°C ~ 105°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
UCC29002DR FAQ
1.How can I place an order for UCC29002DR through Aetrix?
Please submit a Request for Quotation (RFQ) for UCC29002DR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UCC29002DR reliable?
The price and inventory of UCC29002DR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UCC29002DR is usually 5 days.
3.What payment methods are accepted for UCC29002DR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UCC29002DR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UCC29002DR?
UCC29002DR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UCC29002DR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UCC29002DR?
For technical support, including UCC29002DR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UCC29002DR requirements.
6.How does Aetrix verify that UCC29002DR is sourced from the original manufacturer or authorized distributors?
All UCC29002DR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UCC29002DR meets industry standards.
7.What is the process for return or replacement of UCC29002DR?
All UCC29002DR units undergo pre-shipment inspection (PSI). If there is an issue with UCC29002DR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UCC29002DR part is unused and in its original packaging.
Return procedure for UCC29002DR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UCC29002DR Tags
-
TPS2511DGNR
Texas Instruments
-
UTC2000/MG
Microchip Technology
-
TUSB320HAIRWBR
Texas Instruments
-
TPS61252DSGR
Texas Instruments
-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments
-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments
-
STUSB1600AQTR
STMicroelectronics
-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments
-
TPS65150PWPR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
