Texas Instruments UCC37325DGN
- Part No.:
- UCC37325DGN
- Manufacturer:
- Texas Instruments
- Category:
- Gate Drivers
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Datasheet:
-
UCC37325DGN.pdf
- Description:
- IC GATE DRVR LOW-SIDE 8MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:261
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UCC37325DGN from Texas Instruments is a dual low-side MOSFET driver with one inverting and one noninverting output channel, delivering ±4-A peak gate drive current at the Miller plateau region, operating from 4.5 V to 15 V supply, with 20 ns/15 ns rise/fall times into 1.8 nF load, used in high-frequency switch-mode power supplies and motor control inverters.
For engineers reviewing the UCC37325DGN datasheet, UCC37325DGN pinout, UCC37325DGN application, or UCC37325DGN equivalent, this page delivers verified electrical specs, thermal performance data, functional truth table mapping, MSOP-PowerPAD package layout guidance, and real-world parallel-output implementation constraints - all specific to the UCC37325DGN variant.
Technical Context
The UCC37325DGN implements a Bi-CMOS hybrid output stage combining bipolar and MOSFET transistors in parallel to sustain ±4-A peak current even at low VDD (4.5 V), enabling robust Miller plateau drive without droop. Its input stage features TTL/CMOS-compatible thresholds (VIN_H = 1.6–2.5 V, VIN_L = 0.8–1.5 V) with wide hysteresis and supply-voltage independence.
It operates across 0°C to +70°C ambient temperature, supports paralleling of OUTA and OUTB for 8-A aggregate drive, and uses industry-standard pinout with two no-connect pins (Pins 1 and 8). The MSOP-8 PowerPAD package provides 56.6°C/W junction-to-ambient thermal resistance and electrically isolated thermal pad tied to GND.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Peak Output Current | ±4 A at Miller plateau - enables fast turn-on/turn-off of high-Qg MOSFETs without gate voltage sag |
| Rise/Fall Time | 20 ns / 15 ns @ 1.8 nF - ensures sub-50 ns switching transitions critical for >500 kHz SMPS |
| Propagation Delay | 25 ns / 35 ns (rising/falling) - tight timing margin for synchronous rectification and phase-shifted topologies |
| Supply Voltage Range | 4.5 V to 15 V - compatible with 5 V logic rails and 12 V intermediate bus systems |
| Input Threshold Hysteresis | ≥0.4 V typical - rejects noise spikes up to 400 mV without false triggering in noisy power environments |
| Junction Temp Range | –40°C to +125°C (operating), –65°C to +150°C (storage) - supports industrial and UPS thermal profiles |
| Thermal Resistance θJA | 56.6°C/W (MSOP-PowerPAD) - 47% lower than SOIC-8, enabling 1.8× higher continuous power dissipation |
Pinout & Package
UCC37325DGN uses an 8-pin MSOP package with exposed PowerPAD thermally and electrically connected to GND. The PowerPAD must be soldered to a large PCB copper area for optimal thermal performance and EMI suppression.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| N/C (Pin 1) | No internal connection | Must remain unconnected; no routing or stubs allowed to avoid parasitic coupling |
| INA (Pin 2) | Inverting input A | Drives OUTA with logic inversion; requires tie-high or tie-low if unused - never float |
| GND (Pin 3) | Power and signal ground | Low-inductance connection required directly to MOSFET source and PowerPAD |
| INB (Pin 4) | Noninverting input B | Drives OUTB with same polarity; hysteresis prevents chatter during slow-edge PWM signals |
| N/C (Pin 8) | No internal connection | Electrically isolated; keep trace-free to minimize crosstalk to adjacent channels |
| OUTA (Pin 7) | Inverting output A | Sinks/sources ±4 A; optimized for P-channel MOSFET gate drive in high-side configurations |
| OUTB (Pin 5) | Noninverting output B | Sinks/sources ±4 A; intended for N-channel MOSFET gate drive in low-side or half-bridge legs |
| VDD (Pin 6) | Positive supply rail | Requires local 0.1 µF ceramic + 1 µF bulk bypass; insufficient decoupling causes shoot-through risk |
Key Features
| Feature | Design Value |
|---|---|
| Bi-CMOS hybrid output stage | Delivers constant ±4-A current down to 4.5 V VDD - eliminates gate drive collapse during brownout conditions |
| Independent TTL/CMOS inputs | Logic thresholds stable across full 4.5–15 V VDD range - allows direct interface with 3.3 V, 5 V, or 12 V controllers |
| Parallel output capability | OUTA + OUTB can be wired together for 8-A drive - requires matched PCB traces and <20 V/µs input slew rate |
| Industry-standard pinout | Pin-for-pin compatible with UCC2732x family - enables drop-in replacement across temperature grades and logic variants |
| PowerPAD thermal enhancement | Reduces θJA by 47% vs SOIC-8 - enables 1.2 W continuous dissipation in 1-in² 2-oz copper area |
Applications
| Switch-Mode Power Supplies | DC-DC Converters |
|---|---|
Use Scenario: Driving synchronous rectifier MOSFETs in isolated forward or LLC resonant converters operating at 300–1000 kHz. IC Role / Device Role / Timing Role: Low-side gate driver providing matched, high-current turn-on/turn-off for dual N-channel MOSFETs in secondary-side rectification. Use Value: ±4-A peak current minimizes conduction losses during Miller plateau; 20 ns rise time enables >95% efficiency at 500 kHz. |
Use Scenario: Gate driving for buck converter high-side and low-side FETs in point-of-load (POL) modules for FPGA and ASIC power delivery. IC Role / Device Role / Timing Role: Dual-channel driver with independent logic (INB noninverting, INA inverting) supporting complementary PWM control in half-bridge topology. Use Value: 35 ns/25 ns propagation delay matching ensures <5 ns dead-time uncertainty - critical for preventing shoot-through in 12 V input/1 V output designs. |
| Solar Inverters | Motor Control |
Use Scenario: Driving IGBT gates in three-phase string inverters with MPPT tracking and grid-synchronization requirements. IC Role / Device Role / Timing Role: Isolated gate driver interface stage (post-isolator) delivering high di/dt gate current to 600 V IGBTs in H-bridge leg. Use Value: 4.5 V minimum VDD operation allows direct use of auxiliary 5 V rail; PowerPAD reduces thermal stress under 60°C ambient derating. |
Use Scenario: Controlling BLDC motor phases in industrial servo drives requiring precise commutation timing and fault response. IC Role / Device Role / Timing Role: Dual low-side driver for N-channel MOSFETs in inverter leg, paired with external high-side bootstrap or isolated drivers. Use Value: Input hysteresis ≥0.4 V rejects EMI from motor winding dv/dt; parallel outputs support >100 A phase current via dual-FET per leg. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual low-side MOSFET driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCC27325DGN | Same pinout, identical electrical specs, but rated for –40°C to +125°C industrial temp range | Required for extended-temperature industrial UPS or automotive under-hood DC-DC converters | Select UCC27325DGN when ambient exceeds 70°C or system reliability demands wider qualification margin |
| LM5112MG/NOPB | Higher 8-A peak current, 12-V max VDD, integrated enable/disable, but no PowerPAD and 70°C max ambient | Better suited for compact 12 V input POLs needing disable control, less suitable for thermally constrained solar inverters | Choose LM5112MG/NOPB only if 8-A drive and enable functionality outweigh thermal limitations and lack of PowerPAD cooling |
Compared with UCC37325DGN, UCC27325DGN extends temperature range without changing footprint or drive capability, while LM5112MG/NOPB trades thermal robustness for higher peak current and control features - making UCC37325DGN optimal for cost-sensitive, thermally demanding 0–70°C industrial power stages.
Availability
UCC37325DGN is available at Aetrix Electronics and suitable for switch-mode power supplies, DC-DC converters, and solar inverters requiring stable component supply, long-term lifecycle assurance, and consistent MSOP-PowerPAD packaging.
Supply support for UCC37325DGN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and power management ICs, with leadership in high-reliability industrial and automotive-grade components.
The UCC37325DGN belongs to TI's UCCx732x dual MOSFET driver product line, engineered specifically for high-efficiency, high-frequency power conversion systems where Miller plateau drive strength and thermal resilience are critical design constraints.
FAQ
What is the logic configuration of UCC37325DGN?
The UCC37325DGN features one inverting output (OUTA) and one noninverting output (OUTB), as confirmed by the device comparison table and truth table in the official datasheet. This configuration supports complementary drive in half-bridge topologies without external logic inversion. Input thresholds are TTL/CMOS-compatible and independent of VDD, ensuring reliable operation across 4.5 V to 15 V supply rails. The UCC37325DGN truth table explicitly defines OUTA = NOT(INA) and OUTB = INB under all valid input states.
Can UCC37325DGN drive both N-channel and P-channel MOSFETs?
Yes - the UCC37325DGN's dual-output architecture enables mixed-channel drive: OUTB (noninverting) is optimized for N-channel MOSFETs in low-side or synchronous rectifier positions, while OUTA (inverting) is designed for P-channel MOSFETs in high-side configurations. The datasheet confirms that OUTA of UCC37325 drives external P-channel devices and OUTB drives N-channel devices. Both outputs deliver ±4-A peak current and swing rail-to-rail (GND to VDD), satisfying gate drive requirements for either channel type within the specified 4.5–15 V VDD range.
Does UCC37325DGN support paralleling of its two outputs?
Yes, the UCC37325DGN supports paralleling OUTA and OUTB to achieve up to 8-A aggregate peak drive current, as documented in Section 8.2.2.2 of the datasheet. This requires shorting INA and INB together at the IC pad (not upstream), tying OUTA and OUTB directly, and using matched external gate resistors if present. Critical constraints include maintaining input slew rate >20 V/µs and minimizing PCB trace length mismatch to prevent channel skew. Paralleling is validated for UCC37325DGN and does not require additional external components beyond proper layout.
What is the thermal performance advantage of the MSOP-PowerPAD package in UCC37325DGN?
The MSOP-PowerPAD (DGN) package of the UCC37325DGN achieves 56.6°C/W junction-to-ambient thermal resistance - 47% lower than the SOIC-8 (D) variant's 107.3°C/W. This is enabled by the exposed thermal pad, which must be soldered to a dedicated GND copper pour. As a result, UCC37325DGN sustains 1.2 W continuous power dissipation in standard 1-in² 2-oz copper layouts, versus 0.65 W for SOIC-8. This directly improves long-term reliability in thermally dense power stages like solar microinverters and motor drives.
Is UCC37325DGN pin-compatible with other UCCx732x family members?
Yes - the UCC37325DGN shares identical 8-pin MSOP-PowerPAD (DGN) footprint and pinout with UCC27323DGN, UCC27324DGN, UCC37323DGN, and UCC37324DGN, as verified in the Device Comparison Table and Pin Configuration section. All DGN-packaged UCCx732x variants use the same pin assignments: Pins 1/8 = N/C, Pin 2 = INA, Pin 3 = GND, Pin 4 = INB, Pin 5 = OUTB, Pin 6 = VDD, Pin 7 = OUTA. This allows board-level substitution between logic variants (inverting/noninverting) without layout changes, provided temperature and drive requirements align.
UCC37325DGN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Driven Configuration:
- Low-Side
- Channel Type:
- Independent
- Number of Drivers:
- 2
- Gate Type:
- N-Channel, P-Channel MOSFET
- Voltage - Supply:
- 4.5V ~ 15V
- Logic Voltage - VIL, VIH:
- 1V, 2V
- Current - Peak Output (Source, Sink):
- 4A, 4A
- Input Type:
- Inverting, Non-Inverting
- High Side Voltage - Max (Bootstrap):
- -
- Rise / Fall Time (Typ):
- 20ns, 15ns
- Operating Temperature:
- 0°C ~ 70°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-HVSSOP
UCC37325DGN FAQ
1.How can I place an order for UCC37325DGN through Aetrix?
Please submit a Request for Quotation (RFQ) for UCC37325DGN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UCC37325DGN reliable?
The price and inventory of UCC37325DGN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UCC37325DGN is usually 5 days.
3.What payment methods are accepted for UCC37325DGN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UCC37325DGN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UCC37325DGN?
UCC37325DGN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UCC37325DGN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UCC37325DGN?
For technical support, including UCC37325DGN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UCC37325DGN requirements.
6.How does Aetrix verify that UCC37325DGN is sourced from the original manufacturer or authorized distributors?
All UCC37325DGN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UCC37325DGN meets industry standards.
7.What is the process for return or replacement of UCC37325DGN?
All UCC37325DGN units undergo pre-shipment inspection (PSI). If there is an issue with UCC37325DGN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UCC37325DGN part is unused and in its original packaging.
Return procedure for UCC37325DGN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UCC37325DGN Tags

-
ZXGD3009E6TA
Diodes Incorporated

-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments

-
MCP1416T-E/OT
Microchip Technology

-
MCP1402T-E/OT
Microchip Technology

-
MCP1415T-E/OT
Microchip Technology

-
MCP1401T-E/OT
Microchip Technology

-
IX4428NTR
Littelfuse Inc.

-
IRS2005STRPBF
Infineon Technologies

-
IRS2008STRPBF
Infineon Technologies

-
IX4310TTR
Littelfuse Inc.

-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

