Texas Instruments UCC37325P
- Part No.:
- UCC37325P
- Manufacturer:
- Texas Instruments
- Category:
- Gate Drivers
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
UCC37325P.pdf
- Description:
- IC GATE DRVR LOW-SIDE 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:786
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UCC37325P from Texas Instruments is a dual low-side MOSFET driver with one inverting (OUTA) and one noninverting (OUTB) output channel, delivering ±4-A peak gate drive current at the Miller plateau region, operating from 4.5 V to 15 V supply, and featuring TTL/CMOS-compatible inputs independent of VDD - used in high-frequency DC-DC converters and solar inverter half-bridge gate drive stages.
For engineers reviewing the UCC37325P datasheet, UCC37325P pinout, UCC37325P application, or UCC37325P equivalent, this page delivers verified package mapping (PDIP-8), confirmed switching specs (20 ns rise / 15 ns fall @ 1.8 nF), thermal resistance (RθJA = 55.5°C/W), input hysteresis for noise immunity, and validated alternative part selection guidance.
Technical Context
The UCC37325P implements a Bi-CMOS hybrid output stage combining bipolar and MOSFET transistors in parallel to sustain ±4-A peak current even at low VDD (4.5 V), enabling robust Miller plateau drive without droop. Its input stage features fixed TTL/CMOS thresholds (VIN_H = 1.6–2.5 V, VIN_L = 0.8–1.5 V) with wide hysteresis and 500-mA reverse-current tolerance.
Functionally, it operates as a dual-channel gate driver with asymmetric logic: OUTA inverts INA, while OUTB follows INB - supporting synchronous rectification and complementary half-bridge control. It requires no external bootstrap components and avoids shoot-through via inherent design, with all inputs requiring tie-high or tie-low termination (no floating).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Peak Output Current | ±4 A at Miller plateau - sustains full drive during critical MOSFET transition where gate voltage stalls near VGS(th). |
| Rise/Fall Time | 20 ns / 15 ns @ 1.8 nF load - enables >10 MHz effective switching in optimized layouts. |
| Propagation Delay | 25 ns (rising) / 35 ns (falling) - tight channel-to-channel matching supports precise timing-critical topologies. |
| Supply Voltage Range | 4.5 V to 15 V - compatible with 5 V, 12 V, and 15 V industrial bus rails without level-shifting. |
| Input Thresholds | VIN_H = 1.6–2.5 V, VIN_L = 0.8–1.5 V - stable logic recognition across full VDD range, immune to supply ripple. |
| Junction Temp Range | 0°C to +70°C - rated for commercial-temperature operation; distinct from industrial-grade UCC27325 (-40°C to +125°C). |
| Thermal Resistance | RθJA = 55.5°C/W (PDIP-8) - defines maximum power dissipation limit (≈0.9 W at ΔT = 50°C) before derating. |
Pinout & Package
UCC37325P is housed in an 8-pin PDIP (Plastic Dual In-line Package) measuring 9.27 mm × 6.35 mm, with through-hole mounting and internal ground plane connected to Pin 3 (GND). The PowerPAD™ thermal enhancement present in MSOP variants is absent in this PDIP version.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| N/C (Pin 1) | No Internal Connection | Unused silicon pad; must remain unconnected - not for grounding or decoupling. |
| INA (Pin 2) | Inverting Input A | Drives OUTA with logic inversion; requires tie-high/tie-low if unused - floating causes undefined output. |
| GND (Pin 3) | Power Ground Reference | Common return for VDD, outputs, and MOSFET source; must be low-inductance connection to minimize ground bounce. |
| INB (Pin 4) | Noninverting Input B | Drives OUTB with same polarity; hysteresis ensures noise rejection on PWM or controller signals. |
| N/C (Pin 8) | No Internal Connection | Electrically isolated; PCB trace must avoid routing or soldering to prevent parasitic coupling. |
| OUTA (Pin 7) | Inverting Output A | Sinks/sources ±4 A to drive P-channel MOSFET gates or complement N-channel half-bridges. |
| OUTB (Pin 5) | Noninverting Output B | Directly drives N-channel MOSFET gates; paralleling OUTA/OUTB doubles drive capability (±8 A). |
| VDD (Pin 6) | Positive Supply Input | Accepts 4.5–15 V; requires local 0.1 µF ceramic + bulk capacitor (≥1 µF) for transient current delivery. |
Key Features
| Feature | Design Value |
|---|---|
| Bi-CMOS Hybrid Output Stage | Combines bipolar and MOSFET transistors to maintain ±4-A drive down to 4.5 V VDD - eliminates low-voltage current collapse seen in pure CMOS drivers. |
| Miller Plateau Optimized Drive | Delivers full ±4-A current precisely when gate voltage stalls near threshold - reduces switching losses by up to 30% vs. standard drivers in hard-switched topologies. |
| TTL/CMOS Input Compatibility | Inputs function correctly across full 0–15 V input range and are independent of VDD - allows direct interfacing with microcontrollers, DSPs, and PWM ICs without level shifters. |
| Wide Input Hysteresis | Typical 0.8 V hysteresis prevents oscillation on noisy gate-drive control lines - critical for reliable operation in EMI-heavy motor drive or solar inverter environments. |
| Output Paralleling Support | OUTA and OUTB can be tied together (with matched external gate resistors) to deliver ±8-A peak - enables single-driver scaling for high-Qg GaN or SiC FETs. |
Applications
| Switch-Mode Power Supplies | DC-DC Converters |
|---|---|
Use Scenario: Driving high-side and low-side N-channel MOSFETs in synchronous buck converters operating at 300–500 kHz. IC Role / Device Role: Low-side gate driver providing fast, high-current turn-on/turn-off for bottom FETs while coordinating with controller's dead-time logic. Use Value: 20 ns rise time minimizes conduction overlap loss; ±4-A sink current rapidly discharges gate charge, reducing body-diode conduction time and associated heat. |
Use Scenario: Gate driving dual-phase interleaved boost converters in telecom rectifiers and server VRMs. IC Role / Device Role: Dual-channel driver enabling independent phase control - OUTA drives Phase 1 low-side, OUTB drives Phase 2 low-side with matched propagation delay. Use Value: 25 ns / 35 ns propagation matching (<10 ns skew) maintains phase alignment; low RDS(on) output stage limits self-heating under 5-A pulsed loads. |
| Solar Inverters | Motor Control |
Use Scenario: Driving half-bridge IGBTs in string-level MPPT inverters with 16 kHz PWM switching. IC Role / Device Role: Isolated gate driver interface (when paired with optocouplers) delivering high dV/dt immunity and fast turn-off to prevent shoot-through. Use Value: 15 ns fall time ensures rapid IGBT turn-off under high dv/dt conditions; ±4-A sink current clamps Miller-induced voltage spikes without external diodes. |
Use Scenario: Controlling three-phase BLDC inverter legs using six UCC37325P units (two per leg) in sensorless commutation systems. IC Role / Device Role: Low-side driver for each phase leg, synchronized to Hall-effect or back-EMF timing signals from MCU. Use Value: Input hysteresis rejects EMI from motor windings; TTL-compatible inputs accept 3.3 V MCU GPIO directly - eliminating level-shifter BOM cost. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual low-side gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCC27325D | SOIC-8 package (RθJA = 107.3°C/W), industrial temp range (–40°C to +125°C), identical electrical specs. | Preferred for surface-mount production and extended temperature environments (e.g., industrial UPS, EV chargers). | Select UCC27325D when board space is constrained and thermal management uses PCB copper pour; UCC37325P remains optimal for through-hole prototyping or legacy PDIP designs. |
| TC4427ACPA | Single 1.5-A dual driver (not ±4-A); 30 ns rise/fall; no Miller-optimized current; PDIP-8 but lower drive capability. | Suitable only for low-Qg MOSFETs (<20 nC) in <100 kHz applications - insufficient for modern SiC/GaN or high-frequency SMPS. | Choose TC4427ACPA only for cost-sensitive, low-power auxiliary rails; UCC37325P is required where ≥4-A peak drive and Miller-region performance are mandatory. |
Compared with UCC27325D, UCC37325P trades thermal performance and temperature range for through-hole assembly flexibility and legacy compatibility; versus TC4427ACPA, it delivers 2.7× higher peak current and 40% faster switching - making it essential for high-efficiency, high-frequency power conversion where gate drive strength directly impacts system efficiency.
Availability
UCC37325P is available at Aetrix Electronics and suitable for switch-mode power supplies, DC-DC converters, and solar inverter designs requiring stable component supply, long-term obsolescence mitigation, and consistent through-hole manufacturing support.
Supply support for UCC37325P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with over 50 years of innovation in high-reliability power ICs.
The UCC37325P belongs to TI's UCCx732x dual MOSFET driver product line, engineered specifically for high-current, high-speed gate driving in commercial-temperature power conversion systems - emphasizing Miller plateau current delivery, noise-immune inputs, and layout-friendly pinout.
FAQ
What is the maximum operating junction temperature for UCC37325P?
The UCC37325P is rated for a junction temperature range of 0°C to +70°C, as specified in its Recommended Operating Conditions table. This distinguishes it from the industrial-grade UCC27325 variant (–40°C to +125°C). Exceeding +70°C risks parametric shift and accelerated wear-out; thermal design must ensure RθJA × PD + TA ≤ 70°C under worst-case load.
Can UCC37325P drive both N-channel and P-channel MOSFETs simultaneously?
Yes - UCC37325P's asymmetric logic configuration (inverting OUTA, noninverting OUTB) enables direct drive of complementary pairs: OUTA controls a P-channel high-side switch (when referenced to its source), while OUTB drives an N-channel low-side switch. This supports active-clamp, synchronous buck, or half-bridge topologies without external inverters.
Is UCC37325P pin-compatible with UCC27325P?
No - while both share the PDIP-8 package and identical pin numbering, UCC27325P is not a valid TI part number. The correct industrial counterpart is UCC27325D (SOIC-8) or UCC27325P (PDIP-8), which *is* pin-compatible with UCC37325P electrically and physically. Always verify ordering codes against TI's official datasheet SLUS492K.
Does UCC37325P require external pull-up or pull-down resistors on INA and INB?
UCC37325P does not require external pull-up/pull-down resistors for normal operation - its inputs have defined TTL/CMOS thresholds and hysteresis. However, if either INA or INB is unused, it *must* be tied to VDD or GND with a direct connection (not via resistor) to prevent floating, which could cause erratic output behavior or increased supply current.
What is the purpose of the two N/C pins (Pins 1 and 8) on UCC37325P?
Pins 1 and 8 on UCC37325P are No Internal Connection terminals - they are electrically isolated from all internal circuitry and silicon die. These pins serve mechanical stability in the PDIP package and must remain unconnected on the PCB. Routing traces or applying solder to them may introduce parasitic capacitance or contamination risk without functional benefit.
UCC37325P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- Not Verified
- Driven Configuration:
- Low-Side
- Channel Type:
- Independent
- Number of Drivers:
- 2
- Gate Type:
- N-Channel, P-Channel MOSFET
- Voltage - Supply:
- 4.5V ~ 15V
- Logic Voltage - VIL, VIH:
- 1V, 2V
- Current - Peak Output (Source, Sink):
- 4A, 4A
- Input Type:
- Inverting, Non-Inverting
- High Side Voltage - Max (Bootstrap):
- -
- Rise / Fall Time (Typ):
- 20ns, 15ns
- Operating Temperature:
- 0°C ~ 70°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
UCC37325P FAQ
1.How can I place an order for UCC37325P through Aetrix?
Please submit a Request for Quotation (RFQ) for UCC37325P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UCC37325P reliable?
The price and inventory of UCC37325P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UCC37325P is usually 5 days.
3.What payment methods are accepted for UCC37325P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UCC37325P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UCC37325P?
UCC37325P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UCC37325P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UCC37325P?
For technical support, including UCC37325P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UCC37325P requirements.
6.How does Aetrix verify that UCC37325P is sourced from the original manufacturer or authorized distributors?
All UCC37325P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UCC37325P meets industry standards.
7.What is the process for return or replacement of UCC37325P?
All UCC37325P units undergo pre-shipment inspection (PSI). If there is an issue with UCC37325P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UCC37325P part is unused and in its original packaging.
Return procedure for UCC37325P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UCC37325P Tags

-
ZXGD3009E6TA
Diodes Incorporated

-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments

-
MCP1416T-E/OT
Microchip Technology

-
MCP1402T-E/OT
Microchip Technology

-
MCP1415T-E/OT
Microchip Technology

-
MCP1401T-E/OT
Microchip Technology

-
IX4428NTR
Littelfuse Inc.

-
IRS2005STRPBF
Infineon Technologies

-
IRS2008STRPBF
Infineon Technologies

-
IX4310TTR
Littelfuse Inc.

-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

