Texas Instruments UCC5870QDWJRQ1
- Part No.:
- UCC5870QDWJRQ1
- Manufacturer:
- Texas Instruments
- Category:
- Gate Drivers
- Package:
- 36-BSSOP (0.295", 7.50mm Width)
- Datasheet:
-
UCC5870QDWJRQ1.pdf
- Description:
- IC GATE DRVR LOW-SIDE 36SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,061
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UCC5870QDWJRQ1 from Texas Instruments is an automotive-grade, isolated single-channel gate driver for SiC MOSFETs and IGBTs, delivering 30-A peak source/sink current, 100-kV/µs CMTI, and integrated DESAT/shunt/NTC-based fault protection with programmable soft and two-level turnoff. It targets high-reliability HEV/EV traction inverters requiring ASIL-D functional safety compliance.
For engineers reviewing the UCC5870QDWJRQ1 datasheet, UCC5870QDWJRQ1 pinout, UCC5870QDWJRQ1 application, or UCC5870QDWJRQ1 equivalent, this page delivers verified technical context, SPI-configurable protection thresholds, dual-side supply monitoring (VCC1: 3–5.5 V; VCC2/VEE2: 15–30 V total), integrated 10-bit ADC for six analog inputs, and active Miller clamp capability - all validated for AEC-Q100 Grade 0 (–40°C to 125°C).
Technical Context
The UCC5870QDWJRQ1 implements a split-output architecture with independent OUTH (positive drive) and OUTL (negative drive) terminals, enabling precise control of high-side and low-side switching transitions in half-bridge configurations. Its isolation barrier uses SiO₂ technology rated for 3750 VRMS (1 min), supporting primary-to-secondary signal integrity under fast transients up to 100 kV/µs.
Functional safety is embedded via configurable ASC (Active Short Circuit) support on both sides, BIST-enabled protection comparators, gate path integrity checks, and dual fault outputs (nFLT1/nFLT2) with programmable masking. All protections - DESAT, shunt-based OCP, NTC-based OTP, and UV/OV on VCC1/VCC2/VEE2 - are reconfigurable via SPI interface operating up to 4 MHz.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Peak Output Current | 30-A source and sink - enables direct drive of high-gate-charge SiC MOSFETs without external buffers. |
| CMTI | ≥100 kV/µs - ensures robust operation in noisy EV inverter environments with fast dV/dt across isolation barrier. |
| Isolation Rating | 3750 VRMS (1 min, UL1577) - meets reinforced insulation requirements for automotive traction systems. |
| Operating Temp | –40°C to 125°C ambient - qualified per AEC-Q100 Grade 0 for under-hood and power module placement. |
| SPI Interface | Up to 4-MHz clock - allows real-time reconfiguration of protection thresholds, ADC channels, and fault responses. |
| ADC Resolution | 10-bit internal ADC - monitors up to six analog inputs (AI1–AI6) including gate driver die temperature and power FET voltage/current. |
| Supply Ranges | VCC1 = 3–5.5 V; VCC2/VEE2 = 15–30 V total - supports flexible biasing for primary logic and secondary high-voltage gate drive rails. |
Pinout & Package
UCC5870QDWJRQ1 is housed in a 36-pin SSOP (DWJ) package measuring 12.8 mm × 7.5 mm, with primary-side (GND1/VCC1) and secondary-side (GND2/VCC2/VEE2) pins physically separated to maintain creepage and clearance ≥8 mm per UL1577.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN+, IN− | PWM input pair | Differential logic inputs with shoot-through protection; detect overlap and assert STP fault within 150 ns max propagation delay. |
| OUTH, OUTL | Gate drive outputs | Split outputs deliver ±30-A peak current to power FET gate; require external gate resistors for slew rate control. |
| CLAMP | Miller clamp control | Configurable as internal 4-A active clamp or external driver for external pulldown transistor during off-state. |
| DESAT, VCECLP | Fault detection inputs | DESAT monitors VCE for desaturation events; VCECLP provides clamped collector voltage sensing for overvoltage fault detection. |
| nFLT1, nFLT2/DOUT | Fault/warning outputs | Open-drain outputs signaling unmasked faults; nFLT2 doubles as PWM-capable DOUT for ADC telemetry reporting. |
| AI1–AI6 | Multi-function analog inputs | Configurable as ADC inputs, comparator inputs for OCP/OTP, or ASC signals - enable system-level diagnostics without external circuitry. |
Key Features
| Feature | Design Value |
|---|---|
| Adjustable gate drive strength | Configurable via SPI to match gate charge and switching loss requirements of diverse SiC/IGBT devices. |
| Programmable soft & two-level turnoff | Enables controlled fault response: STO limits di/dt during short-circuit; 2LTOFF adds staged gate discharge for optimized trade-off between reliability and voltage overshoot. |
| Dual-side ASC support | Allows active short-circuit activation on either primary or secondary side - critical for torque-limiting and safe shutdown in traction inverters. |
| Built-in self-test (BIST) | Validates functionality of protection comparators and internal clock at startup and runtime - reduces need for external watchdog circuits in ASIL-D designs. |
| Integrated 4-A Miller clamp | Prevents spurious turn-on during high-dV/dt commutation by actively pulling gate to VEE2 - eliminates need for external clamping FET and associated gate drive. |
Applications
| HEV/EV Traction Inverter | Automotive Power Module |
|---|---|
Use Scenario: High-power motor control in battery electric vehicles where rapid fault detection and controlled shutdown prevent catastrophic failure during short-circuit events. IC Role / Device Role / Timing Role: Isolated gate driver managing SiC MOSFET switching with real-time DESAT, shunt-current, and temperature monitoring via integrated ADC. Use Value: Enables <150-ns fault response with programmable STO/2LTOFF, reducing IGBT/SiC device stress and improving system MTBF in ISO 26262 ASIL-D compliant inverters. | Use Scenario: Compact, high-density power modules integrating multiple half-bridges for auxiliary inverters or onboard chargers in next-gen EV platforms. IC Role / Device Role / Timing Role: Single-channel isolated driver providing split-output gate drive, active Miller clamping, and dual-fault signaling (nFLT1/nFLT2) within constrained PCB area. Use Value: Reduces external component count by integrating 4-A Miller clamp, 10-bit ADC, and dual-side ASC - shrinking footprint while maintaining functional safety compliance. |
| Onboard Charger (OBC) | Traction Motor Control Unit |
Use Scenario: Bidirectional AC/DC conversion in 11–22 kW OBCs where galvanic isolation and fast transient immunity are mandatory for grid-connected operation. IC Role / Device Role / Timing Role: Gate driver enforcing shoot-through protection, interlock logic, and CMTI-hardened communication across isolation barrier during high-frequency PWM switching. Use Value: Delivers 100-kV/µs CMTI and programmable minimum pulse rejection - ensuring reliable operation despite common-mode noise from EMI filters and line reactors. | Use Scenario: Real-time torque vectoring and field-oriented control (FOC) requiring synchronized gate timing and fault-aware modulation in dual-motor EV architectures. IC Role / Device Role / Timing Role: SPI-configurable driver enabling dynamic adjustment of gate drive strength and protection thresholds based on motor load, temperature, and battery state. Use Value: Supports adaptive control via SPI register updates - allowing firmware-driven optimization of switching behavior without hardware changes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar isolated gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCC5870QDWJRQ1 | 30-A peak drive, integrated 4-A Miller clamp, 10-bit ADC, dual ASC support | Designed specifically for ASIL-D traction inverter systems with full diagnostic coverage | Preferred for new EV designs requiring highest integration and functional safety documentation support |
| Si827x series (e.g., Si8274BD-IS) | 4-A peak drive, no integrated ADC or Miller clamp, lower CMTI (50 kV/µs), no ASC | Targeted at industrial motor drives and non-automotive inverters with less stringent safety requirements | Consider only for cost-sensitive, lower-power applications where full ASIL-D compliance is not required |
Compared with UCC5870QDWJRQ1, the Si8274BD-IS lacks integrated diagnostics, programmable turnoff, and automotive qualification - making it unsuitable for traction inverter use but viable for industrial auxiliary converters where BOM cost dominates design priorities.
Availability
UCC5870QDWJRQ1 is available at Aetrix Electronics and suitable for HEV/EV traction inverters, automotive power modules, and onboard chargers requiring stable component supply, long-term lifecycle assurance, and traceable sourcing for safety-critical production.
Supply support for UCC5870QDWJRQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with deep expertise in automotive electronics and functional safety solutions.
The UCC5870QDWJRQ1 belongs to TI's automotive isolated gate driver product line, engineered to simplify ASIL-D system development for high-voltage traction inverters using SiC and IGBT power devices.
FAQ
What is the maximum allowable supply voltage range for UCC5870QDWJRQ1's secondary side?
The UCC5870QDWJRQ1 supports a total secondary-side supply voltage (VCC2 – VEE2) of 15 V to 30 V. Specifically, VCC2 must be between 15 V and 30 V referenced to GND2, and VEE2 must be between –12 V and 0 V referenced to GND2. Exceeding these ranges risks permanent damage, as confirmed by absolute maximum ratings in the official datasheet.
Does UCC5870QDWJRQ1 support both SiC MOSFETs and IGBTs?
Yes, UCC5870QDWJRQ1 is explicitly designed to drive both high-power SiC MOSFETs and IGBTs in automotive traction applications. Its 30-A peak source/sink current, adjustable gate drive strength, and configurable soft/two-level turnoff allow optimal adaptation to the distinct gate charge and switching characteristics of each device type.
How does the integrated ADC in UCC5870QDWJRQ1 function in system diagnostics?
The UCC5870QDWJRQ1 integrates a 10-bit ADC capable of monitoring up to six analog inputs (AI1–AI6), including gate driver die temperature and power FET voltage/current signals. This enables real-time health monitoring without external ADCs, directly feeding data into SPI-accessible registers for host MCU analysis and fault prediction.
What isolation certification does UCC5870QDWJRQ1 meet?
UCC5870QDWJRQ1 is certified to UL1577 with a 3750 VRMS isolation rating for 1 minute and meets reinforced insulation requirements per IEC 60664-1. Its SiO₂ isolation barrier achieves ≥100 kV/µs CMTI at VCM = 1000 V, satisfying key requirements for ASIL-D automotive systems.
Can UCC5870QDWJRQ1 operate without external Miller clamp components?
Yes, UCC5870QDWJRQ1 includes an integrated 4-A active Miller clamp accessible via the CLAMP pin. When configured for internal operation, it eliminates the need for external clamping transistors and associated gate drive circuitry - simplifying layout and improving reliability in high-dV/dt environments like traction inverters.
UCC5870QDWJRQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- Functional Safety (FuSa)
- Package/Case:
- 36-BSSOP (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Driven Configuration:
- Low-Side
- Channel Type:
- Single
- Number of Drivers:
- 1
- Gate Type:
- IGBT, SiC MOSFET
- Voltage - Supply:
- 3V ~ 5.5V, 15V ~ 30V
- Logic Voltage - VIL, VIH:
- 1.5V, 3V
- Current - Peak Output (Source, Sink):
- 15A, 15A
- Input Type:
- Inverting
- High Side Voltage - Max (Bootstrap):
- -
- Rise / Fall Time (Typ):
- 150ns, 150ns
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 36-SSOP
UCC5870QDWJRQ1 FAQ
1.How can I place an order for UCC5870QDWJRQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for UCC5870QDWJRQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UCC5870QDWJRQ1 reliable?
The price and inventory of UCC5870QDWJRQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UCC5870QDWJRQ1 is usually 5 days.
3.What payment methods are accepted for UCC5870QDWJRQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UCC5870QDWJRQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UCC5870QDWJRQ1?
UCC5870QDWJRQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UCC5870QDWJRQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UCC5870QDWJRQ1?
For technical support, including UCC5870QDWJRQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UCC5870QDWJRQ1 requirements.
6.How does Aetrix verify that UCC5870QDWJRQ1 is sourced from the original manufacturer or authorized distributors?
All UCC5870QDWJRQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UCC5870QDWJRQ1 meets industry standards.
7.What is the process for return or replacement of UCC5870QDWJRQ1?
All UCC5870QDWJRQ1 units undergo pre-shipment inspection (PSI). If there is an issue with UCC5870QDWJRQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UCC5870QDWJRQ1 part is unused and in its original packaging.
Return procedure for UCC5870QDWJRQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UCC5870QDWJRQ1 Tags

-
ZXGD3009E6TA
Diodes Incorporated

-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments

-
MCP1416T-E/OT
Microchip Technology

-
MCP1402T-E/OT
Microchip Technology

-
MCP1415T-E/OT
Microchip Technology

-
MCP1401T-E/OT
Microchip Technology

-
IX4428NTR
Littelfuse Inc.

-
IRS2005STRPBF
Infineon Technologies

-
IRS2008STRPBF
Infineon Technologies

-
IX4310TTR
Littelfuse Inc.

-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

