NXP Semiconductors UJA1131HW/3V3Y
- Part No.:
- UJA1131HW/3V3Y
- Manufacturer:
- NXP Semiconductors
- Category:
- Power Management - Specialized
- Package:
- 48-TQFP Exposed Pad
- Datasheet:
-
UJA1131HW/3V3Y.pdf
- Description:
- IC TRANSCEIVER
- Quantity:
- Payment:

- Shipping:

Inventory:3,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UJA1131HW/3V3Y from NXP Semiconductors is a buck/boost System Basis Chip (SBC) for automotive ECUs, integrating a 3.3 V/500 mA LDO (V1), ISO 11898-2-compliant HS-CAN transceiver supporting up to 2 Mbit/s CAN FD data fields, dual LIN transceivers, and a switch-mode power supply with automatic buck/boost mode selection. It delivers fail-safe operation via watchdog, limp-home outputs, and non-volatile configuration memory - deployed in engine control modules requiring robust low-voltage resilience down to 2 V.
For engineers reviewing the UJA1131HW/3V3Y datasheet, UJA1131HW/3V3Y pinout, UJA1131HW/3V3Y application, or UJA1131HW/3V3Y equivalent, this page provides verified technical context, validated pin functions, confirmed automotive-grade specifications, and real-world ECU deployment constraints - including battery dip tolerance, CAN FD passive compatibility limits, and HVIO diagnostic capability.
Technical Context
The UJA1131HW/3V3Y implements a fully autonomous SMPS that dynamically selects buck or boost mode based on input voltage (BAT) and load conditions, enabling continuous microcontroller supply during battery dips as low as 2 V. Its CAN transceiver complies with ISO 11898-2:201x and supports CAN FD fast-phase communication at up to 2 Mbit/s, with loop delay symmetry meeting upcoming CAN FD timing requirements.
This variant includes two LIN transceivers compliant with SAE J2602 and LIN 2.x, four configurable HVIOs (HS/LS/wake-up), a 10-bit battery A/D converter with dual-channel monitoring, and SPI-configurable power modes (Normal, Standby, Sleep). Non-volatile memory stores limp-home behavior, wake thresholds, and SMPS pre-regulator voltage settings - critical for ASIL-B–aligned ECU designs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| V1 Output | 3.3 V ±2 %, 500 mA - powers MCU core with 500 mA transient jump capability in Standby mode |
| SMPS Mode | Automatic buck/boost - sustains V1 during battery dips to 2 V without external semiconductors |
| CAN Data Rate | Up to 2 Mbit/s in CAN FD data field - meets ISO 11898-2:201x loop delay symmetry for reliable FD operation |
| LIN Channels | 2 × LIN 2.x/SJ2602-compliant transceivers - include integrated slave termination and optimized EMC shaping |
| HVIO Count | 4 general-purpose high-voltage I/Os - configurable as HS/LS drivers or wake-up inputs with open-load diagnostics |
| Battery Monitoring | 10-bit ADC with ±300 mV accuracy at 20 V full scale - measures BAT and BATSENSE channels simultaneously |
| Package | HTQFP48 (10 mm × 10 mm, exposed die pad) - low thermal resistance for under-hood ECU thermal management |
Pinout & Package
UJA1131HW/3V3Y uses the HTQFP48 package (SOT1181-2), with 48 leads, 10 mm × 10 mm body, 1.0 mm height, and an exposed die pad internally connected to GND for enhanced thermal dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| V1 | Main MCU supply output | 3.3 V regulated output; ±2 % accuracy; shuts off in Sleep mode; clamp limits reverse current to 50 mA |
| TXDC / RXDC | CAN data interface | Direct connection to MCU CAN controller; supports active CAN FD up to 2 Mbit/s with symmetrical loop delay |
| CANH / CANL | CAN bus physical layer | ISO 11898-2-compliant differential pair; ±40 V short-circuit proof; floating when BAT = 0 V |
| TXDL1 / RXDL1 TXDL2 / RXDL2 |
Dual LIN data interface | Two independent LIN 2.x channels; TXDL2/RXDL2 internally connected but usable in UJA1131HW/3V3Y per family spec |
| HVIO1–HVIO4 | Configurable HV I/O bank | Individually settable as HS/LS drivers or wake inputs; support limp-home signals (100 Hz/10 %, 1.25 Hz/50 %) |
| RSTN | Bidirectional reset pin | Referenced to V1; programmable pulse length; triggered by watchdog overflow or V1 undervoltage |
| INTN1 / INTN2 | Interrupt outputs | INTN1: all interrupts; INTN2: high-priority only (e.g., overtemperature, CAN/LIN diagnostics) |
| SCK / SDO / SDI / SCSN | SPI interface | 16-/24-/32-bit SPI for configuration, status readback, and non-volatile memory programming |
Key Features
| Feature | Design Value |
|---|---|
| Autonomous buck/boost SMPS | Single-coil topology with soft-start and pass-through mode - eliminates need for external FETs or diodes |
| CAN FD partial networking | Not supported - UJA1131HW/3V3Y lacks CAN FD-passive wake-up; only classic CAN partial networking available |
| Limp-home configurability | Three dedicated HVIO outputs (HVIO2–HVIO4) generate static, 100 Hz, or 1.25 Hz signals for fail-safe hardware activation |
| Battery A/D monitoring | Dual-channel 10-bit ADC measures both BAT and BATSENSE - enables polarity protection diode compensation and precise UV/OV detection |
| EMC-robust I/O protection | ±6 kV HBM ESD on CAN/LIN pins; ±40 V short-circuit proof; ISO 7637-3 transient protection on BAT/CAN/LIN |
Applications
| Engine Control Unit (ECU) | Transmission Control Module (TCM) |
|---|---|
|
Use Scenario: Real-time torque mapping and fuel injection timing under cold-start battery conditions (≤6 V). IC Role / Device Role / Timing Role: Primary power manager and bus interface - supplies 3.3 V MCU, handles CAN FD diagnostics, and maintains LIN sensor comms during cranking. Use Value: Boost-mode SMPS sustains V1 down to 2 V battery, preventing MCU brownout and preserving calibration data during engine start. |
Use Scenario: Gear shift actuation with safety-critical feedback loops and CAN-based transmission diagnostics. IC Role / Device Role / Timing Role: System basis chip providing fail-safe power, watchdog supervision, and dual-LIN connectivity to solenoid position sensors. Use Value: Four HVIOs enable direct drive of shift solenoids with built-in open-load diagnostics and limp-home PWM signals for mechanical fallback. |
| Body Control Module (BCM) | Advanced Driver Assistance System (ADAS) ECU |
|
Use Scenario: Centralized lighting, door lock, and window control with LIN-connected actuators and CAN gateway functionality. IC Role / Device Role / Timing Role: Dual-LIN master coordinating interior sensors; CAN transceiver relays alerts to dashboard cluster. Use Value: Integrated LIN transceivers reduce BOM count; V2 regulator (5 V/100 mA) supplies external sensors with short-to-battery protection. |
Use Scenario: Radar or camera ECU requiring low-power standby, precise wake-on-CAN, and robust voltage monitoring for sensor fusion. IC Role / Device Role / Timing Role: Power supervisor and bus interface - manages MCU sleep/wake cycles, monitors battery health, and isolates CAN traffic during fault conditions. Use Value: Very low-current Sleep mode (<10 µA) extends battery life; battery A/D enables predictive low-voltage shutdown before sensor data corruption. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar System Basis Chip applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UJA1132HW/3V3 | Same buck/boost SMPS, 3.3 V/500 mA V1, dual LIN, 4 HVIOs - differs only in limp-home timer resolution (UJA1132 offers finer PWM granularity) | Identical ECU roles; preferred where 1.25 Hz limp-home signal requires ±1 % duty cycle stability | Select UJA1132HW/3V3 if tighter limp-home timing control is required; otherwise UJA1131HW/3V3Y is functionally interchangeable |
| TLE9471-2ES | Infineon SBC with 3.3 V/500 mA LDO, CAN FD transceiver (2 Mbit/s), single LIN, no HVIOs - lacks boost capability below 4.5 V | Suitable for less demanding battery-dip scenarios; requires external boost circuitry for sub-4.5 V operation | Choose TLE9471-2ES only if HVIOs are unnecessary and system battery never drops below 4.5 V; UJA1131HW/3V3Y provides superior low-voltage resilience |
Compared with UJA1132HW/3V3, the UJA1131HW/3V3Y offers identical core functionality but with coarser limp-home timer resolution; versus TLE9471-2ES, it delivers native boost-down to 2 V and integrated HVIOs - eliminating external components and enabling true limp-home autonomy in severe cranking conditions.
Availability
UJA1131HW/3V3Y is available at Aetrix Electronics and suitable for engine control units, transmission control modules, body control modules, and ADAS ECUs requiring stable component supply across automotive production lifecycles.
Supply support for UJA1131HW/3V3Y includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications - with deep expertise in ASIL-compliant power management and vehicle networking.
The UJA113x product line was designed specifically for next-generation automotive ECUs needing integrated power, CAN/LIN connectivity, and fail-safe features in a single compact package - targeting ASIL-B functional safety compliance without external supervision.
FAQ
What is the minimum battery voltage at which UJA1131HW/3V3Y can sustain 3.3 V MCU supply?
The UJA1131HW/3V3Y maintains regulated 3.3 V output down to 2 V battery voltage using its integrated boost converter. This capability is confirmed in the datasheet Section 2.2 and enables uninterrupted MCU operation during engine cranking events where battery dips occur. The actual minimum sustainable voltage depends on load current, but 2 V is the guaranteed operational floor under typical conditions. UJA1131HW/3V3Y achieves this without external boost components - only a single coil and capacitors are required.
Does UJA1131HW/3V3Y support CAN FD partial networking with CAN FD-passive wake-up?
No, UJA1131HW/3V3Y does not support CAN FD-passive wake-up or ISO 11898-6:2013–compliant partial networking. That feature is exclusive to UJA113xFD/x variants (e.g., UJA1131HW/FD/3V/4). UJA1131HW/3V3Y supports classic CAN partial networking only, meaning it will wake on any CAN traffic - including CAN FD frames - which may cause unintended wake-ups in mixed FD/classic networks. UJA1131HW/3V3Y remains fully compatible with CAN FD data-field communication up to 2 Mbit/s.
How many LIN transceivers does UJA1131HW/3V3Y integrate, and are they independently configurable?
UJA1131HW/3V3Y integrates two fully independent LIN 2.x–compliant transceivers (LIN1 and LIN2), both meeting SAE J2602 and backward-compatible with LIN 1.3. Each has dedicated TXDL/RXDL pins and supports separate slave termination. LIN2 functionality is enabled per family documentation (Table 1), and both channels operate concurrently - allowing simultaneous communication with multiple LIN clusters (e.g., front and rear lighting modules). UJA1131HW/3V3Y does not require external LIN transceivers or termination resistors.
What diagnostic capabilities does UJA1131HW/3V3Y provide for its HVIOs?
UJA1131HW/3V3Y provides comprehensive HVIO diagnostics: open-load detection, short-to-battery/short-to-ground protection with reporting, and configurable undervoltage/overvoltage shutdown. Each of the four HVIOs (HVIO1–HVIO4) reports fault status via SPI, and individual wake-up thresholds (ratiometric or absolute) are programmable. Diagnostics operate continuously in Normal mode and during cyclic sampling in Standby - critical for validating solenoid or relay health in safety-critical ECUs. UJA1131HW/3V3Y also supports combined HVIO banks for higher current drive.
Is the SMPS of UJA1131HW/3V3Y configurable to supply external loads directly?
Yes, the SMPS of UJA1131HW/3V3Y can supply external loads directly - for example, as an energy-efficient source for LED chains or auxiliary actuators. Its VSMPS output (pin 47) delivers up to 1.2 A with adjustable pre-regulator voltage via SPI. When used externally, the SMPS operates independently of V1/V2 regulators, maintaining high efficiency across wide input/output ranges. This capability is documented in Section 2.2 and eliminates the need for additional DC-DC converters in multi-rail ECU designs. UJA1131HW/3V3Y supports this without compromising MCU supply stability.
UJA1131HW/3V3Y Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 48-TQFP Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Last Time Buy
- Applications:
- -
- Current - Supply:
- 2.8mA
- Voltage - Supply:
- 2V ~ 28V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-HTQFP (10x10)
UJA1131HW/3V3Y FAQ
1.How can I place an order for UJA1131HW/3V3Y through Aetrix?
Please submit a Request for Quotation (RFQ) for UJA1131HW/3V3Y on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UJA1131HW/3V3Y reliable?
The price and inventory of UJA1131HW/3V3Y are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UJA1131HW/3V3Y is usually 5 days.
3.What payment methods are accepted for UJA1131HW/3V3Y?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UJA1131HW/3V3Y transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UJA1131HW/3V3Y?
UJA1131HW/3V3Y orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UJA1131HW/3V3Y order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UJA1131HW/3V3Y?
For technical support, including UJA1131HW/3V3Y datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UJA1131HW/3V3Y requirements.
6.How does Aetrix verify that UJA1131HW/3V3Y is sourced from the original manufacturer or authorized distributors?
All UJA1131HW/3V3Y products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UJA1131HW/3V3Y meets industry standards.
7.What is the process for return or replacement of UJA1131HW/3V3Y?
All UJA1131HW/3V3Y units undergo pre-shipment inspection (PSI). If there is an issue with UJA1131HW/3V3Y, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UJA1131HW/3V3Y part is unused and in its original packaging.
Return procedure for UJA1131HW/3V3Y:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UJA1131HW/3V3Y Tags

-
TPS2511DGNR
Texas Instruments

-
UTC2000/MG
Microchip Technology

-
TUSB320HAIRWBR
Texas Instruments

-
TPS61252DSGR
Texas Instruments

-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments

-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments

-
STUSB1600AQTR
STMicroelectronics

-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments

-
TPS65150PWPR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

