My Inquiry
My Account
NXP Semiconductors UJA1131HW/5V0,518
- Part No.:
- UJA1131HW/5V0,518
- Manufacturer:
- NXP Semiconductors
- Category:
- Power Management - Specialized
- Package:
- 48-TQFP Exposed Pad
- Datasheet:
-
UJA1131HW/5V0,518.pdf
- Description:
- IC TRANSCEIVER
- Quantity:
- Payment:
- Shipping:
Inventory:4,462
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UJA1131HW/5V0,518 from NXP Semiconductors is a buck/boost System Basis Chip (SBC) for automotive ECUs, integrating a 5 V/500 mA LDO regulator, ISO 11898-2-compliant HS-CAN transceiver (up to 2 Mbit/s), dual LIN transceivers, and a switch-mode power supply with automatic buck or boost operation down to 2 V battery input. It supports fail-safe limp-home outputs and non-volatile configuration for power-on behavior.
For engineers reviewing the UJA1131HW/5V0,518 datasheet, UJA1131HW/5V0,518 pinout, UJA1131HW/5V0,518 application, or UJA1131HW/5V0,518 equivalent, this SBC delivers integrated power management, bus interface, and diagnostics for engine control, body electronics, and ADAS domain controllers requiring robust low-voltage operation and CAN FD-ready partial networking readiness.
Technical Context
The UJA1131HW/5V0,518 implements a fully autonomous buck-boost SMPS using a single external coil, enabling continuous microcontroller supply during battery dips as low as 2 V. Its CAN transceiver complies with ISO 11898-2:201x and supports CAN FD fast-phase data rates up to 2 Mbit/s with loop delay symmetry optimized for timing-critical communication.
It features two LIN transceivers compliant with SAE J2602 and LIN 2.x, a 10-bit battery A/D converter with dual-channel monitoring, and four configurable HVIO pins supporting high-side/low-side drive or wake-up input functions - all managed via 16-/24-/32-bit SPI with non-volatile register storage.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| V1 Output | 5 V ±2 %, 500 mA - powers MCU core with undervoltage reset at selectable 60–90 % threshold |
| SMPS Mode | Auto-select buck or boost - maintains V1 regulation during battery dips to 2 V without external semiconductors |
| CAN Data Rate | Up to 2 Mbit/s in CAN FD fast phase - meets ISO 11898-2:201x timing symmetry requirements |
| LIN Channels | Dual LIN 2.x transceivers - each compliant with SAE J2602 and downward compatible with LIN 1.3 |
| HVIO Pins | 4 configurable high-voltage I/Os - support HS/LS drive, wake-up input, or limp-home signaling (100 Hz / 1.25 Hz) |
| Battery Monitoring | 10-bit ADC with ±300 mV accuracy at 20 V full scale - measures BAT and BATSENSE channels simultaneously |
| Package | HTQFP48 (10 mm × 10 mm, exposed pad) - enables low thermal resistance for under-hood ECU deployment |
Pinout & Package
UJA1131HW/5V0,518 uses a 48-pin HTQFP package with exposed thermal pad connected internally to GND. Pin assignment follows NXP's standardized SBC layout for automotive system integration.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| BAT | Battery supply input | Main power source for LIN transceivers and A/D converter channel 0; withstands ±40 V transients per ISO 7637-3 |
| V1 | Main regulator output | 5 V ±2 %, 500 mA supply for MCU; shuts off in Sleep mode; includes clamp limiting output to <6 V under reverse current |
| TXDC / RXDC | CAN data interface | Differential transmit/receive pair for HS-CAN; referenced to VCAN (5 V); supports active CAN FD up to 2 Mbit/s |
| LIN1 / LIN2 | Local Interconnect Network buses | Two independent LIN physical layers compliant with SAE J2602; include integrated slave termination |
| HVIO1–HVIO4 | High-voltage I/O bank | Configurable as HS/LS drivers or wake-up inputs; support limp-home signals (static, 100 Hz, 1.25 Hz); open-load and short-circuit diagnostics |
| LIMP | Limp-home output | Dedicated fail-safe signal activated during Overload mode or via SPI; drives external hardware for degraded operation |
| RSTN | Bidirectional reset | Active-low reset I/O referenced to V1; programmable pulse length supports diverse MCU reset timing requirements |
| INTN1 / INTN2 | Interrupt outputs | Two prioritized interrupt lines - INTN1 reports all events; INTN2 reserved for high-priority faults (e.g., overtemperature, V1 UV) |
Key Features
| Feature | Design Value |
|---|---|
| Integrated buck-boost SMPS | Single-coil architecture eliminates external FETs/diodes; soft-start and pass-through mode reduce system BOM and standby current |
| CAN FD-ready transceiver | ISO 11898-2:201x compliance ensures interoperability with CAN FD networks while maintaining classic CAN compatibility |
| Dual LIN with SAE J2602 | Enables multi-node body control architectures (e.g., door modules, seat controls) with guaranteed EMC emission performance |
| Non-volatile configuration | Stores limp-home behavior, wake-up thresholds, and power-on defaults - eliminates boot-time SPI reconfiguration |
| Four HVIOs with diagnostics | Supports direct control of solenoids, relays, or LEDs with built-in open-load detection, short-circuit protection, and loss-of-ground immunity |
Applications
| Engine Control Unit (ECU) | Body Control Module (BCM) |
|---|---|
Use Scenario: Real-time engine management under cold-crank conditions where battery voltage drops below 6 V. IC Role / Device Role / Timing Role: UJA1131HW/5V0,518 acts as primary power manager and bus interface - sustaining 5 V MCU supply via boost mode while enabling CAN FD diagnostics and LIN sensor polling. Use Value: Prevents ECU brownout and communication loss during cranking; enables seamless transition between buck and boost without software intervention. | Use Scenario: Centralized vehicle body electronics managing door locks, lighting, and window motors across multiple LIN sub-nodes. IC Role / Device Role / Timing Role: UJA1131HW/5V0,518 serves as LIN master hub and power source - regulating V1 for MCU and V2 for sensor supply while driving HVIOs for local actuation. Use Value: Reduces external components by integrating dual LIN transceivers, 4 HVIOs, and protected 5 V/500 mA LDO - simplifying PCB layout and improving fault coverage. |
| Advanced Driver Assistance Systems (ADAS) Domain Controller | Electric Power Steering (EPS) Control Unit |
Use Scenario: Safety-critical ADAS domain controller requiring fail-operational behavior during partial power loss. IC Role / Device Role / Timing Role: UJA1131HW/5V0,518 provides watchdog supervision, limp-home outputs (HVIO2–HVIO4), and CAN/LIN gateway functionality with deterministic reset timing. Use Value: Enables ASIL-B compliant system design through hardware-based fault containment, non-volatile limp-home configuration, and dual-bus redundancy. | Use Scenario: EPS unit operating in high-temperature under-hood environments with strict EMC and transient immunity requirements. IC Role / Device Role / Timing Role: UJA1131HW/5V0,518 supplies MCU and sensors via V1/V2, monitors battery health via dual A/D channels, and interfaces with steering angle/CAN torque sensors. Use Value: Meets ISO 11452-2/4/5 and ISO 7637-3 immunity standards with ±6 kV HBM/IEC61000-4-2 ESD protection on all bus pins and HVIOs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar System Basis Chip applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UJA1132HW/5V0 | Same buck/boost SMPS, dual LIN, 4 HVIOs, but adds higher-current boost capability for extended low-voltage operation | Preferred for systems requiring >500 mA boost output during deep battery dip (e.g., start-stop hybrid vehicles) | Select UJA1132HW/5V0 when sustained microcontroller operation below 4 V is required beyond UJA1131HW/5V0,518's capability |
| TLE9471-3ES | Infineon SBC with 5 V/500 mA LDO, CAN FD transceiver, single LIN, no HVIOs - uses external watchdog and separate SMPS controller | Suitable for cost-sensitive applications where HVIO integration is unnecessary and external power stage is acceptable | Choose TLE9471-3ES if system already includes discrete high-side drivers and requires only basic CAN/LIN power management |
Compared with UJA1131HW/5V0,518, UJA1132HW/5V0 extends low-voltage resilience with higher boost current, while TLE9471-3ES trades HVIO integration and autonomous SMPS for modularity and vendor diversification - making UJA1131HW/5V0,518 optimal for compact, self-contained ECU designs needing fail-safe I/O and seamless buck-boost transition.
Availability
UJA1131HW/5V0,518 is available at Aetrix Electronics and suitable for engine control units, body control modules, ADAS domain controllers, and electric power steering systems requiring stable component supply across automotive production lifecycles.
Supply support for UJA1131HW/5V0,518 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications.
The UJA113x product line delivers highly integrated System Basis Chips targeting next-generation automotive ECUs, combining power management, CAN/LIN interface, diagnostics, and fail-safe control in a single package for reduced system complexity and improved functional safety.
FAQ
What is the minimum battery voltage at which UJA1131HW/5V0,518 can sustain 5 V MCU supply?
UJA1131HW/5V0,518 maintains regulated 5 V output down to 2 V battery input via its integrated boost converter. This capability is confirmed in the datasheet Section 2.2, where it states the boost function allows operation "at very low supply voltages (e.g. 2 V; lowest achievable supply voltage depends on output load conditions)." The actual lower limit varies with load current and temperature but is validated to 2 V under typical conditions.
Does UJA1131HW/5V0,518 support CAN FD communication in the arbitration phase?
No, UJA1131HW/5V0,518 supports CAN FD only in the data phase at up to 2 Mbit/s. Its CAN transceiver complies with ISO 11898-2:201x and is optimized for fast-phase timing symmetry, but does not implement CAN FD arbitration-phase bit rates (e.g., 5 Mbit/s). The device operates in classic CAN mode during arbitration and switches to FD mode only for the data field - consistent with ISO 11898-1:2015 definitions.
How many LIN transceivers does UJA1131HW/5V0,518 integrate?
UJA1131HW/5V0,518 integrates two LIN transceivers, as confirmed in Table 1 (Feature Overview) and Section 2.5 of the datasheet. Both are LIN 2.x compliant and SAE J2602 certified, with one dedicated to LIN1 and the second (LIN2) implemented as a full physical layer - unlike variants marked "/FD/0" which disable LIN2.
Can UJA1131HW/5V0,518 operate without external bootstrap capacitors for the SMPS?
No, UJA1131HW/5V0,518 requires external bootstrap capacitors connected to pins CAPA, CAPB, BOOTH1, and BOOTH2 as specified in Table 3 (Pin Description) and Figure 3 (Pin Configuration). These capacitors are essential for gate drive voltage generation in the internal SMPS high-side FETs; omission would prevent proper buck or boost operation.
Is the LIMP output of UJA1131HW/5V0,518 configurable for different duty cycles?
Yes, UJA1131HW/5V0,518 supports three fixed limp-home output configurations on HVIO2–HVIO4: HVIO2 as static high-side driver, HVIO3 as 100 Hz / 10 % duty cycle signal, and HVIO4 as 1.25 Hz / 50 % duty cycle signal - all enabled via non-volatile configuration. The LIMP pin itself is a dedicated open-drain output for external hardware activation, not PWM-configurable.
UJA1131HW/5V0,518 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 48-TQFP Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Last Time Buy
- Applications:
- -
- Current - Supply:
- 2.8mA
- Voltage - Supply:
- 2V ~ 28V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-HTQFP (10x10)
UJA1131HW/5V0,518 FAQ
1.How can I place an order for UJA1131HW/5V0,518 through Aetrix?
Please submit a Request for Quotation (RFQ) for UJA1131HW/5V0,518 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UJA1131HW/5V0,518 reliable?
The price and inventory of UJA1131HW/5V0,518 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UJA1131HW/5V0,518 is usually 5 days.
3.What payment methods are accepted for UJA1131HW/5V0,518?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UJA1131HW/5V0,518 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UJA1131HW/5V0,518?
UJA1131HW/5V0,518 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UJA1131HW/5V0,518 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UJA1131HW/5V0,518?
For technical support, including UJA1131HW/5V0,518 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UJA1131HW/5V0,518 requirements.
6.How does Aetrix verify that UJA1131HW/5V0,518 is sourced from the original manufacturer or authorized distributors?
All UJA1131HW/5V0,518 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UJA1131HW/5V0,518 meets industry standards.
7.What is the process for return or replacement of UJA1131HW/5V0,518?
All UJA1131HW/5V0,518 units undergo pre-shipment inspection (PSI). If there is an issue with UJA1131HW/5V0,518, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UJA1131HW/5V0,518 part is unused and in its original packaging.
Return procedure for UJA1131HW/5V0,518:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UJA1131HW/5V0,518 Tags
-
TPS2511DGNR
Texas Instruments
-
UTC2000/MG
Microchip Technology
-
TUSB320HAIRWBR
Texas Instruments
-
TPS61252DSGR
Texas Instruments
-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments
-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments
-
STUSB1600AQTR
STMicroelectronics
-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments
-
TPS65150PWPR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
