Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Power Management - Specialized

NXP Semiconductors UJA1131HW/5V0/S90Y

Name: UJA1131HW/5V0/S90Y
Brand: NXP Semiconductors
SKU: UJA1131HW/5V0/S90Y
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: UJA1131HW/5V0/S90Y

Manufacturer:: NXP Semiconductors

Category:: Power Management - Specialized

Package:: -

Datasheet:: UJA1131HW/5V0/S90Y.pdf

Description:: IC SBCS CAN HIGH SPEED 48HTQFP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,009

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

UJA1131HW/5V0/S90Y from NXP Semiconductors is a buck/boost System Basis Chip (SBC) for automotive ECUs, integrating a 5 V/500 mA LDO regulator, ISO 11898-2-compliant HS-CAN transceiver (up to 2 Mbit/s), dual LIN transceivers, and a switched-mode power supply with automatic buck/boost mode selection. It supports fail-safe operation via watchdog, limp-home outputs, and non-volatile configuration memory. Used in engine control modules requiring robust low-voltage operation during battery dips.

For engineers reviewing the UJA1131HW/5V0/S90Y datasheet, UJA1131HW/5V0/S90Y pinout, UJA1131HW/5V0/S90Y application, or UJA1131HW/5V0/S90Y equivalent, this page delivers verified technical context, exact pin functions, automotive-grade power management specs, and validated alternative parts for ECU design continuity and CAN/LIN system integration.

Technical Context

The UJA1131HW/5V0/S90Y implements a fully autonomous buck-boost SMPS that selects operating mode based on input voltage and load-enabling continuous microcontroller supply down to 2 V battery input. Its CAN transceiver complies with ISO 11898-2:201x and supports CAN FD fast-phase data rates up to 2 Mbit/s with loop delay symmetry optimized for error-free communication.

It integrates two LIN transceivers compliant with SAE J2602 and LIN 2.x, plus four configurable HVIOs supporting high-side/low-side drive or wake-up input functions. Battery monitoring uses a 10-bit ADC with dual-channel measurement (BAT/BATSENSE), and power sequencing is managed via SPI-configurable Normal/Standby/Sleep modes with full wake-up source reporting.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Input Range	2 V to 40 V battery input-supports cold-crank operation and withstands ISO 7637-3 transients.
V1 Regulator Output	5 V ±2 %, 500 mA-powers MCU directly; maintains 500 mA transient load jump in Standby mode.
CAN Data Rate	Up to 2 Mbit/s in CAN FD fast phase-enabled by ISO 11898-2:201x-compliant timing and loop delay symmetry.
LIN Channels	Dual LIN 2.x transceivers-fully compliant with SAE J2602 and backward-compatible with LIN 1.3.
HVIO Count & Function	4 general-purpose HVIOs-individually configurable as HS/LS drivers or wake-up inputs with open-load/short-circuit diagnostics.
SMPS Architecture	Single-coil buck-boost converter-automatically switches between Buck (VIN > VOUT) and Boost (VIN < VOUT) modes without external semiconductors.
Operating Modes	Normal, Standby (V1 active), Sleep (V1 off), Off, Overload, Reset, FSP-controlled via SPI with non-volatile mode persistence.

Pinout & Package

UJA1131HW/5V0/S90Y is housed in a 10 mm × 10 mm HTQFP48 package (SOT1181-2) with exposed die pad thermally connected to GND. The package enables low thermal resistance for automotive under-hood applications.

Pin/Terminal	Circuit Role	Design Meaning
BAT	Battery supply input	Main power source for LIN transceivers and A/D converter channel 0; withstands ±40 V short-circuit and ISO 7637-3 transients.
V1	Main regulator output	5 V ±2 %, 500 mA supply for microcontroller; shut down in Sleep mode; includes clamp limiting output to ≤6 V under reverse current injection.
VCAN	CAN transceiver supply	5 V dedicated supply for HS-CAN physical layer-decoupled from V1 to ensure CAN bus stability during MCU brownouts.
CANH / CANL	CAN bus interface	Differential HS-CAN bus pins compliant with ISO 11898-2:201x; floating when BAT is unpowered; ±6 kV IEC 61000-4-2 ESD protected.
LIN1 / LIN2	LIN bus interface	Two independent LIN 2.x bus interfaces; each includes integrated slave termination and SAE J2602-compliant EMC shaping.
HVIO1–HVIO4	High-voltage I/O	Configurable HS/LS drivers or wake-up inputs; support limp-home signals (100 Hz/10 %, 1.25 Hz/50 %); include loss-of-ground/battery proofing and diagnostics.
RSTN	Reset I/O	Bidirectional reset pin referenced to V1; programmable pulse length; triggered by watchdog overflow or V1 undervoltage.
INTN1 / INTN2	Interrupt outputs	INTN1 reports all interrupts; INTN2 reports only high-priority events (e.g., overtemperature, CAN diagnostics); both are open-drain.
LIMP	Limp-home output	Dedicated fail-safe output activated in Overload or FSP mode; drives external hardware to maintain basic vehicle functionality during critical faults.
EN	Enable output	Active-low safety control signal-asserted to disable critical external hardware (e.g., fuel valve) if MCU fails or watchdog expires.
SCK / SDO / SDI / SCSN	SPI interface	16-/24-/32-bit SPI bus for configuration, status readback, and diagnostic access; supports daisy-chaining in multi-SBC systems.
BATSMPS / L1 / L2 / VSMPS	SMPS interface	Connects external coil and bootstrap capacitors; enables single-inductor buck-boost operation with soft-start and pass-through mode for lowest quiescent current.

Key Features

Feature	Design Value
Autonomous buck-boost SMPS	Eliminates need for external MOSFETs or diodes-single coil suffices for 2 V–40 V input range and seamless mode transition.
Dual LIN + HS-CAN integration	Reduces BOM count and PCB area vs. discrete transceivers; LIN channels support cyclic contact monitoring via synchronized HVIO sampling.
Non-volatile configuration memory	Stores power-on behavior, limp-home settings, and sleep mode enable/disable-enables field-programmable ECU behavior without MCU firmware update.
Four configurable HVIOs	Supports combined driver banks, PWM dimming (up to 250 Hz), and ratiometric wake-up thresholds tolerant of ±2.5 V ground offset.
Fail-safe architecture	Includes watchdog with window/timeout modes, EN safety shutdown, LIMP output, and overtemperature/overvoltage warning interrupts with SPI-reportable sources.

Applications

Engine Control Unit (ECU)	Transmission Control Module (TCM)
Use Scenario: Real-time torque management and fault handling in gasoline/diesel powertrains under cold-crank and load-dump conditions. IC Role / Device Role / Timing Role: Central SBC providing regulated MCU supply, CAN/LIN communication, battery monitoring, and limp-home activation during sensor or software failure. Use Value: Maintains 5 V MCU operation down to 2 V battery input via boost mode; prevents ECU reset during cranking; enables CAN FD diagnostics at 2 Mbit/s.	Use Scenario: Gear-shifting logic and solenoid control in automatic transmissions with strict ASIL-B functional safety requirements. IC Role / Device Role / Timing Role: Power management and communication hub-supplies MCU and solenoid drivers, monitors battery health, and triggers safe default gear position via LIMP output. Use Value: Four HVIOs drive solenoids directly with short-circuit diagnostics; dual LIN interfaces manage valve body sensors; EN pin disables solenoids on MCU failure.
Body Control Module (BCM)	Advanced Driver Assistance Systems (ADAS) ECU
Use Scenario: Centralized lighting, door lock, and window control with wake-on-LIN/CAN and low-power sleep for battery conservation. IC Role / Device Role / Timing Role: Low-quiescent-current SBC managing power states, LIN-based sensor networks, and HVIO-driven relays/LEDs with configurable wake-up edges. Use Value: Sleep mode draws ultra-low current while retaining full wake-up capability; dual LIN channels reduce wiring harness complexity; V2 regulator supplies external sensors safely.	Use Scenario: Sensor fusion ECU for radar/camera processing requiring deterministic boot, fault containment, and CAN FD communication with central domain controller. IC Role / Device Role / Timing Role: Robust power supervisor and communication interface-ensures clean MCU reset, provides CAN FD timing compliance, and reports overtemperature before thermal shutdown. Use Value: CAN FD fast-phase support enables high-bandwidth sensor data transfer; watchdog window mode prevents silent MCU lockup; battery ADC enables predictive voltage margining.

Engine Control Unit (ECU)

Transmission Control Module (TCM)

Use Scenario: Real-time torque management and fault handling in gasoline/diesel powertrains under cold-crank and load-dump conditions.

IC Role / Device Role / Timing Role: Central SBC providing regulated MCU supply, CAN/LIN communication, battery monitoring, and limp-home activation during sensor or software failure.

Use Value: Maintains 5 V MCU operation down to 2 V battery input via boost mode; prevents ECU reset during cranking; enables CAN FD diagnostics at 2 Mbit/s.

Use Scenario: Gear-shifting logic and solenoid control in automatic transmissions with strict ASIL-B functional safety requirements.

IC Role / Device Role / Timing Role: Power management and communication hub-supplies MCU and solenoid drivers, monitors battery health, and triggers safe default gear position via LIMP output.

Use Value: Four HVIOs drive solenoids directly with short-circuit diagnostics; dual LIN interfaces manage valve body sensors; EN pin disables solenoids on MCU failure.

Body Control Module (BCM)

Advanced Driver Assistance Systems (ADAS) ECU

Use Scenario: Centralized lighting, door lock, and window control with wake-on-LIN/CAN and low-power sleep for battery conservation.

IC Role / Device Role / Timing Role: Low-quiescent-current SBC managing power states, LIN-based sensor networks, and HVIO-driven relays/LEDs with configurable wake-up edges.

Use Value: Sleep mode draws ultra-low current while retaining full wake-up capability; dual LIN channels reduce wiring harness complexity; V2 regulator supplies external sensors safely.

Use Scenario: Sensor fusion ECU for radar/camera processing requiring deterministic boot, fault containment, and CAN FD communication with central domain controller.

IC Role / Device Role / Timing Role: Robust power supervisor and communication interface-ensures clean MCU reset, provides CAN FD timing compliance, and reports overtemperature before thermal shutdown.

Use Value: CAN FD fast-phase support enables high-bandwidth sensor data transfer; watchdog window mode prevents silent MCU lockup; battery ADC enables predictive voltage margining.

Equivalent & Alternatives

The following parts are listed as comparable options for similar System Basis Chip applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
UJA1132HW/5V0	Same buck/boost SMPS, dual LIN, 4 HVIOs, and 5 V/500 mA V1-but adds higher-current boost stage for extended microcontroller runtime below 4 V.	Preferred for ECUs requiring longer sustained operation during deep battery dips (e.g., start-stop systems).	Select UJA1132HW/5V0 when boost output current >250 mA is required; otherwise UJA1131HW/5V0 offers identical feature set at lower cost.
TLE9471-2ES	Infineon SBC with 5 V/500 mA LDO, CAN FD transceiver (2 Mbit/s), single LIN, no HVIOs, and integrated watchdog-but lacks buck-boost SMPS (requires external DC/DC).	Suitable for simpler nodes where external power conversion is already present and HVIOs are unnecessary.	Choose TLE9471-2ES only if external buck-boost is available and HVIO functionality is not needed; UJA1131HW/5V0 integrates full power conversion and I/O.

Compared with UJA1132HW/5V0, the UJA1131HW/5V0 provides identical core functionality but with lower boost current capability-making it optimal for cost-sensitive ECUs where 2 V–4 V battery operation is sufficient. Versus TLE9471-2ES, UJA1131HW/5V0 eliminates external DC/DC components and adds 4 HVIOs, reducing total solution size and enabling direct solenoid/relay control.

Availability

UJA1131HW/5V0/S90Y is available at Aetrix Electronics and suitable for engine control units, transmission control modules, body control modules, and ADAS ECUs requiring stable component supply across automotive production lifecycles.

Supply support for UJA1131HW/5V0/S90Y includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications-with deep expertise in automotive power management and communication ICs.

The UJA113x series was designed specifically for next-generation automotive Electronic Control Units, integrating power regulation, CAN/LIN communication, and fail-safe control into a single compact package to reduce system complexity and improve reliability in harsh environments.

FAQ

What is the minimum battery voltage at which UJA1131HW/5V0/S90Y can sustain microcontroller operation?

The UJA1131HW/5V0/S90Y sustains 5 V microcontroller supply down to 2 V battery input using its integrated boost converter. This capability ensures uninterrupted operation during cold-cranking events and deep battery discharge scenarios typical in start-stop vehicles. The boost function automatically engages when VIN falls below VOUT, and the SMPS requires only one external coil and capacitors-no additional semiconductors.

Does UJA1131HW/5V0/S90Y support CAN FD communication, and at what data rates?

Yes, UJA1131HW/5V0/S90Y supports CAN FD communication in the fast phase up to 2 Mbit/s. Its CAN transceiver complies with ISO 11898-2:201x and includes loop delay symmetry parameters to ensure reliable bit timing at high speeds. It does not support CAN FD passive partial networking-that feature is exclusive to UJA113xFD/x variants.

How many LIN transceivers does UJA1131HW/5V0/S90Y integrate, and are they compliant with industry standards?

UJA1131HW/5V0/S90Y integrates two LIN transceivers compliant with LIN 2.x and SAE J2602 specifications, and backward-compatible with LIN 1.3. Each channel includes integrated slave termination and optimized curve shaping for improved EMC emission performance-reducing external component count and board space in multi-sensor automotive networks.

What safety and fail-safe features are implemented in UJA1131HW/5V0/S90Y?

UJA1131HW/5V0/S90Y includes watchdog with Window and Timeout modes, bidirectional RSTN with programmable pulse length, EN safety shutdown output, LIMP fail-safe output, overtemperature warning/shutdown, and battery over/undervoltage detection with SPI-reportable sources. All critical functions are supported by non-volatile configuration storage to retain safety settings across power cycles.

Can UJA1131HW/5V0/S90Y operate in low-power Sleep mode while maintaining wake-up capability?

Yes, UJA1131HW/5V0/S90Y supports Sleep mode with V1 regulator disabled-achieving ultra-low quiescent current-while retaining full wake-up capability via CAN, LIN, or any of the four HVIO pins. Wake-up sources are individually configurable for edge polarity and threshold, and wake-up origin is reported via SPI, enabling precise fault diagnosis in battery-sensitive applications.

UJA1131HW/5V0/S90Y Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: *

Package/Case:: -

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Applications:: -

Current - Supply:: -

Voltage - Supply:: -

Operating Temperature:: -

Grade:: -

Qualification:: -

Mounting Type:: -

Supplier Device Package:: -

UJA1131HW/5V0/S90Y FAQ

1.How can I place an order for UJA1131HW/5V0/S90Y through Aetrix?

Please submit a Request for Quotation (RFQ) for UJA1131HW/5V0/S90Y on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for UJA1131HW/5V0/S90Y reliable?

The price and inventory of UJA1131HW/5V0/S90Y are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UJA1131HW/5V0/S90Y is usually 5 days.

3.What payment methods are accepted for UJA1131HW/5V0/S90Y?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UJA1131HW/5V0/S90Y transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for UJA1131HW/5V0/S90Y?

UJA1131HW/5V0/S90Y orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your UJA1131HW/5V0/S90Y order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for UJA1131HW/5V0/S90Y?

For technical support, including UJA1131HW/5V0/S90Y datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UJA1131HW/5V0/S90Y requirements.

6.How does Aetrix verify that UJA1131HW/5V0/S90Y is sourced from the original manufacturer or authorized distributors?

All UJA1131HW/5V0/S90Y products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UJA1131HW/5V0/S90Y meets industry standards.

7.What is the process for return or replacement of UJA1131HW/5V0/S90Y?

All UJA1131HW/5V0/S90Y units undergo pre-shipment inspection (PSI). If there is an issue with UJA1131HW/5V0/S90Y, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The UJA1131HW/5V0/S90Y part is unused and in its original packaging.

Return procedure for UJA1131HW/5V0/S90Y:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…