My Inquiry
My Account
NXP Semiconductors UJA1131HW/FD/3V/0Y
- Part No.:
- UJA1131HW/FD/3V/0Y
- Manufacturer:
- NXP Semiconductors
- Category:
- Power Management - Specialized
- Package:
- 48-TQFP Exposed Pad
- Datasheet:
-
UJA1131HW/FD/3V/0Y.pdf
- Description:
- BUCK/BOOST HS-CAN/DUAL LIN SYSTE
- Quantity:
- Payment:
- Shipping:
Inventory:3,617
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UJA1131HW/FD/3V/0Y from NXP Semiconductors is a System Basis Chip (SBC) integrating buck-boost SMPS, 3.3 V/500 mA LDO (V1), 5 V/100 mA auxiliary regulator (V2), ISO 11898-2/6-compliant HS-CAN transceiver supporting CAN FD up to 2 Mbit/s, dual LIN transceivers, battery monitoring ADC, watchdog, and limp-home outputs - all in a single HTQFP48 package for automotive ECU power and communication management.
For engineers reviewing the UJA1131HW/FD/3V/0Y datasheet, UJA1131HW/FD/3V/0Y pinout, UJA1131HW/FD/3V/0Y application, or UJA1131HW/FD/3V/0Y equivalent, this page delivers verified technical context, exact pin functions, real-world automotive use cases, and validated alternative parts with documented functional differences - enabling confident selection for CAN FD partial networking ECUs requiring low-voltage operation and fail-safe behavior.
Technical Context
The UJA1131HW/FD/3V/0Y implements a fully autonomous buck-boost SMPS with automatic mode switching, delivering regulated 3.3 V at up to 500 mA from input voltages as low as 2 V. Its CAN transceiver complies with ISO 11898-2:201x and ISO 11898-6:2013, enabling CAN FD-passive partial networking - allowing selective wake-up without false triggers during CAN FD traffic.
This variant features dual LIN transceivers (LIN 2.x/SAE J2602 compliant), two-channel battery A/D monitoring (10-bit, ±300 mV accuracy), SPI-configurable operating modes (Normal/Standby/Sleep), and four HVIO pins internally connected for limp-home signaling (HVIO2–HVIO4), but excludes external HVIO driver capability per Table 1 and pin descriptions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| V1 Output | 3.3 V ±2 %, 500 mA - powers microcontroller with transient load support and undervoltage reset at selectable thresholds |
| SMPS Mode | Buck/Boost auto-switching - sustains operation down to 2 V battery input using single external coil |
| CAN Data Rate | Up to 2 Mbit/s in CAN FD fast phase - meets ISO 11898-2:201x timing for reliable high-speed communication |
| CAN Partial Networking | ISO 11898-6:2013 compliant with CAN FD-passive - ignores CAN FD frames in Sleep/Standby to prevent spurious wake-ups |
| LIN Channels | Dual LIN transceivers - both compliant with LIN 2.x and SAE J2602, with integrated slave termination |
| Battery Monitoring | 10-bit ADC with ±300 mV accuracy at 20 V full scale - measures BAT and BATSENSE channels continuously |
| Package | HTQFP48 (10 mm × 10 mm, exposed die pad) - enables thermal dissipation in compact automotive PCB layouts |
Pinout & Package
UJA1131HW/FD/3V/0Y uses the HTQFP48 package (SOT1181-2) with 48 leads, 10 mm × 10 mm body, 1.0 mm height, and exposed die pad thermally connected to GND. Pin functions are defined per Table 3 of the official datasheet; HVIO5–HVIO8 are not connected, and HVIO1–HVIO4 are internally connected for limp-home only.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| BAT | Battery supply input | Main power source for LIN transceivers and A/D converter channel 0; withstands ISO 7637-3 transients |
| V1 | Main regulator output | 3.3 V/500 mA supply for microcontroller; includes short-circuit protection and clamp limiting output to <6 V |
| VCAN | CAN transceiver supply | 5 V dedicated supply for HS-CAN physical layer; enables independent biasing and noise isolation |
| CANH / CANL | CAN bus differential pair | ISO 11898-2-compliant interface with ±40 V short-circuit robustness and floating bus when BAT is off |
| LIN1 / LIN2 | LIN bus interfaces | Dual LIN 2.x transceivers with integrated termination; LIN2 is functional (not internally connected) in this variant |
| RSTN | Reset I/O | Bidirectional reset pin referenced to V1; configurable pulse length supports diverse MCU reset timing requirements |
| LIMP | Limp-home output | Fail-safe signal pin driven LOW in Overload mode; supports static or timed limp-home patterns via internal configuration |
| INTN1 / INTN2 | Interrupt outputs | Two prioritized interrupt lines - INTN1 reports all events; INTN2 reserved for high-priority diagnostics only |
Key Features
| Feature | Design Value |
|---|---|
| CAN FD-passive partial networking | Enables Sleep mode retention during CAN FD traffic - eliminates bus errors from legacy CAN nodes in mixed-network architectures |
| Autonomous buck-boost SMPS | Single-coil topology maintains 3.3 V output down to 2 V battery input - ensures uninterrupted MCU operation during cranking dips |
| Dual LIN 2.x transceivers | Integrated slave termination and optimized curve shaping - reduces EMC emissions and simplifies board layout vs discrete solutions |
| Configurable limp-home outputs | HVIO2–HVIO4 generate fixed-pattern signals (static, 100 Hz/10 %, 1.25 Hz/50 %) - activates mechanical fallback hardware without MCU intervention |
| Non-volatile configuration storage | Persists power-on behavior, limp-home settings, and Sleep mode enable/disable state across power cycles - eliminates boot-time reconfiguration |
Applications
| Engine Control Unit (ECU) | Body Control Module (BCM) |
|---|---|
Use Scenario: Real-time engine management under cold-cranking conditions where battery voltage drops below 6 V. IC Role / Device Role / Timing Role: System Basis Chip providing regulated 3.3 V power, CAN FD communication, dual LIN sensor interfacing, and battery voltage monitoring. Use Value: Buck-boost SMPS sustains V1 output at 2 V battery input; CAN FD-passive prevents false wake-ups during diagnostic CAN FD bursts; limp-home outputs trigger mechanical throttle fallback on critical failure. |
Use Scenario: Centralized vehicle body electronics managing door locks, lighting, and climate via LIN sub-nodes and CAN gateway functions. IC Role / Device Role / Timing Role: Power and communication hub supplying MCU, driving LIN peripherals, and relaying messages between CAN backbone and LIN clusters. Use Value: Dual LIN transceivers reduce component count vs discrete solutions; V2 regulator supplies sensors with short-to-battery protection; partial networking extends sleep current efficiency in parked state. |
| Advanced Driver Assistance System (ADAS) Sensor Hub | Electric Power Steering (EPS) ECU |
Use Scenario: Aggregating radar, camera, and ultrasonic sensor data in a domain controller with strict low-power requirements during vehicle sleep. IC Role / Device Role / Timing Role: Low-quiescent-current SBC managing power sequencing, CAN FD high-bandwidth communication, and wake-up event filtering. Use Value: CAN FD-passive allows continuous CAN FD logging while maintaining Sleep mode; battery ADC monitors backup supply health; SPI-configurable wake sources minimize false interrupts. |
Use Scenario: Safety-critical steering assist system requiring fail-operational behavior and immediate limp-home activation on MCU fault detection. IC Role / Device Role / Timing Role: Fault-tolerant SBC delivering power, CAN communication, and hardware-level limp-home signaling independent of software state. Use Value: LIMP pin asserts deterministic low-state on Overload; watchdog with Window/Timeout modes detects MCU hang; overtemperature shutdown protects motor drivers before thermal runaway. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar System Basis Chip applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UJA1131HW/FD/5V/0Y | V1 output is 5 V ±2 % instead of 3.3 V; identical pinout, SMPS, CAN FD, and partial networking functionality | Required where MCU or peripheral logic operates at 5 V; not suitable for 3.3 V-only systems without level-shifting | Select when target microcontroller requires 5 V supply and board layout accommodates same HTQFP48 footprint |
| UJA1132HW/FD/3V/0Y | Includes high-current boost SMPS (vs low-current in UJA1131); same 3.3 V/500 mA V1, CAN FD, and dual LIN | Supports higher peak loads during cranking; better suited for ECUs with additional external SMPS-driven circuitry | Choose when sustained >500 mA transient loads or extended ultra-low-voltage operation (<2.5 V) is required beyond UJA1131HW/FD/3V/0Y capability |
Compared with UJA1131HW/FD/3V/0Y, the 5 V variant changes only the main regulator output voltage while preserving all safety and communication features, whereas the UJA1132HW/FD/3V/0Y enhances SMPS current delivery for more demanding power scenarios - both require no PCB redesign but differ in voltage compatibility and cranking resilience.
Availability
UJA1131HW/FD/3V/0Y is available at Aetrix Electronics and suitable for automotive Engine Control Units, Body Control Modules, ADAS sensor hubs, and Electric Power Steering ECUs requiring stable component supply, long-term lifecycle support, and AEC-Q100 qualified reliability.
Supply support for UJA1131HW/FD/3V/0Y includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in automotive-grade analog and mixed-signal ICs.
The UJA113x series was designed specifically for next-generation automotive Electronic Control Units needing integrated power management, CAN FD communication, partial networking, and fail-safe operation - targeting ASIL-B compatible system architectures.
FAQ
What is the primary function of the UJA1131HW/FD/3V/0Y in an automotive ECU?
The UJA1131HW/FD/3V/0Y serves as a System Basis Chip that integrates power regulation (3.3 V/500 mA LDO + buck-boost SMPS), HS-CAN transceiver with CAN FD support up to 2 Mbit/s, dual LIN transceivers, battery monitoring, watchdog, and limp-home outputs - consolidating core ECU subsystems into one AEC-Q100 qualified HTQFP48 device. It directly replaces discrete power and interface components in modern automotive control units.
Does the UJA1131HW/FD/3V/0Y support CAN FD communication in both active and passive modes?
Yes, the UJA1131HW/FD/3V/0Y supports CAN FD active communication at up to 2 Mbit/s in the data field and implements CAN FD-passive partial networking per ISO 11898-6:2013. In Sleep/Standby mode, it ignores CAN FD traffic on the bus - preventing false wake-ups while allowing classic CAN nodes to remain asleep during CAN FD diagnostic sessions.
What are the key differences between UJA1131HW/FD/3V/0Y and UJA1131HW/FD/5V/0Y?
The sole functional difference is the nominal V1 output voltage: UJA1131HW/FD/3V/0Y delivers 3.3 V ±2 %, while UJA1131HW/FD/5V/0Y delivers 5 V ±2 %. All other features - including buck-boost SMPS, dual LIN, CAN FD-passive, pinout, HTQFP48 package, and non-volatile configuration - are identical. Selection depends strictly on target MCU voltage requirements.
Can the UJA1131HW/FD/3V/0Y operate with battery input as low as 2 V?
Yes, the integrated buck-boost SMPS enables UJA1131HW/FD/3V/0Y to sustain regulated 3.3 V output at V1 down to 2 V battery input under typical load conditions. This capability ensures uninterrupted microcontroller operation during severe cold-cranking events, as confirmed in Section 2.2 of the official datasheet.
How does the limp-home functionality work on the UJA1131HW/FD/3V/0Y?
The UJA1131HW/FD/3V/0Y provides three preconfigured limp-home outputs via HVIO2–HVIO4: HVIO2 drives static HIGH, HVIO3 outputs 100 Hz/10 % duty cycle, and HVIO4 outputs 1.25 Hz/50 % duty cycle - all activated automatically in Overload mode. These signals are generated independently of MCU firmware, ensuring fail-operational behavior for critical vehicle functions like throttle or brake fallback.
UJA1131HW/FD/3V/0Y Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 48-TQFP Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Last Time Buy
- Applications:
- -
- Current - Supply:
- 2.8mA
- Voltage - Supply:
- 2V ~ 28V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-HTQFP (10x10)
UJA1131HW/FD/3V/0Y FAQ
1.How can I place an order for UJA1131HW/FD/3V/0Y through Aetrix?
Please submit a Request for Quotation (RFQ) for UJA1131HW/FD/3V/0Y on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UJA1131HW/FD/3V/0Y reliable?
The price and inventory of UJA1131HW/FD/3V/0Y are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UJA1131HW/FD/3V/0Y is usually 5 days.
3.What payment methods are accepted for UJA1131HW/FD/3V/0Y?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UJA1131HW/FD/3V/0Y transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UJA1131HW/FD/3V/0Y?
UJA1131HW/FD/3V/0Y orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UJA1131HW/FD/3V/0Y order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UJA1131HW/FD/3V/0Y?
For technical support, including UJA1131HW/FD/3V/0Y datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UJA1131HW/FD/3V/0Y requirements.
6.How does Aetrix verify that UJA1131HW/FD/3V/0Y is sourced from the original manufacturer or authorized distributors?
All UJA1131HW/FD/3V/0Y products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UJA1131HW/FD/3V/0Y meets industry standards.
7.What is the process for return or replacement of UJA1131HW/FD/3V/0Y?
All UJA1131HW/FD/3V/0Y units undergo pre-shipment inspection (PSI). If there is an issue with UJA1131HW/FD/3V/0Y, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UJA1131HW/FD/3V/0Y part is unused and in its original packaging.
Return procedure for UJA1131HW/FD/3V/0Y:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UJA1131HW/FD/3V/0Y Tags
-
TPS2511DGNR
Texas Instruments
-
UTC2000/MG
Microchip Technology
-
TUSB320HAIRWBR
Texas Instruments
-
TPS61252DSGR
Texas Instruments
-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments
-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments
-
STUSB1600AQTR
STMicroelectronics
-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments
-
TPS65150PWPR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
