My Inquiry
My Account
NXP Semiconductors UJA1132HW/5V0/S9AY
- Part No.:
- UJA1132HW/5V0/S9AY
- Manufacturer:
- NXP Semiconductors
- Category:
- Power Management - Specialized
- Package:
- -
- Datasheet:
-
UJA1132HW/5V0/S9AY.pdf
- Description:
- IC SBCS CAN HIGH SPEED 48HTQFP
- Quantity:
- Payment:
- Shipping:
Inventory:4,775
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UJA1132HW/5V0 from NXP Semiconductors is a buck/boost System Basis Chip (SBC) for automotive ECUs, integrating a 5 V/500 mA LDO (V1), ISO 11898-2/6-compliant HS-CAN transceiver supporting up to 2 Mbit/s CAN FD data fields, dual LIN transceivers, and a high-current boost-capable SMPS enabling operation down to 2 V battery supply. It delivers fail-safe power management, limp-home outputs, and SPI-configurable non-volatile settings for engine control, body electronics, and ADAS domain controllers.
For engineers reviewing the UJA1132HW/5V0 datasheet, UJA1132HW/5V0 pinout, UJA1132HW/5V0 application, or UJA1132HW/5V0 equivalent, this page provides verified technical context on its buck/boost SMPS behavior, dual-LIN/CAN interface timing, HVIO configuration, limp-home PWM profiles, and automotive-grade diagnostics - all confirmed for the exact UJA1132HW/5V0 variant per NXP Rev. 2 (2016) product data sheet.
Technical Context
The UJA1132HW/5V0 implements a single-coil buck-boost SMPS with automatic mode selection, delivering regulated V1 (5 V, 500 mA) and configurable V2 (5 V, 100 mA), where boost operation sustains microcontroller supply during battery dips to 2 V. Its CAN transceiver complies with ISO 11898-2:201x and ISO 11898-6:2013, enabling partial networking and CAN FD-passive wake-up suppression in Sleep mode.
It integrates two LIN transceivers (LIN 2.x/SAE J2602 compliant), four configurable HVIOs (HS/LS/wake-up), a 10-bit battery A/D converter with dual-channel monitoring, and a windowed watchdog with 8 ms–4 s programmable period - all managed via 16-/24-/32-bit SPI and controlled by non-volatile configuration registers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| V1 Output | 5 V ±2 %, 500 mA continuous; supports 500 mA transient load jumps in Standby mode without reset |
| SMPS Mode | Buck/Boost auto-switching; enables uninterrupted MCU operation at battery voltages as low as 2 V |
| CAN Data Rate | Up to 2 Mbit/s in CAN FD data field; compliant with ISO 11898-2:201x and ISO 11898-6:2013 |
| LIN Channels | Dual LIN transceivers; LIN 2.x and SAE J2602 compliant with integrated slave termination |
| HVIO Count | 4 general-purpose high-voltage I/Os; individually configurable as HS/LS drivers or wake-up inputs |
| Battery Monitoring | 10-bit A/D converter; ±300 mV accuracy at 20 V full scale, dual-channel (BAT/BATSENSE) |
| Package | HTQFP48; 10 mm × 10 mm thermal-enhanced quad flat package with exposed die pad (GND-connected) |
Pinout & Package
UJA1132HW/5V0 uses the HTQFP48 package (SOT1181-2), 10 mm × 10 mm × 1.0 mm, with exposed die pad thermally and electrically connected to GND (pins 4 and 23). The package enables low thermal resistance for sustained SMPS and HVIO operation in under-hood environments.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| BAT | Battery supply input | Main power source for LIN transceivers and battery A/D channel 0; withstands ISO 7637-3 transients |
| V1 | Main regulator output | 5 V ±2 %, 500 mA supply for microcontroller; shuts off in Sleep mode |
| VCAN | CAN transceiver supply | 5 V dedicated supply for HS-CAN physical layer; decoupled from V1 for noise isolation |
| CANH / CANL | CAN bus differential pair | ISO 11898-2-compliant high-speed interface; ±40 V short-circuit proof |
| LIN1 / LIN2 | LIN bus lines | Dual independent LIN 2.x interfaces; each includes integrated slave termination |
| HVIO1–HVIO4 | High-voltage I/O bank | Configurable HS/LS drivers or wake-up inputs; support limp-home PWM (100 Hz/1.25 Hz) and open-load diagnostics |
| RSTN | Bidirectional reset | Active-low reset I/O referenced to V1; programmable pulse length for MCU compatibility |
| LIMP | Limp-home output | Dedicated fail-safe signal; driven LOW in Overload mode or via SPI-controlled limp-home profiles |
Key Features
| Feature | Design Value |
|---|---|
| Buck-boost SMPS with single coil | Eliminates need for external MOSFETs/diodes; soft-start and pass-through mode reduce system BOM and standby current |
| Dual LIN + HS-CAN integration | Reduces ECU board space and interconnect complexity; eliminates discrete transceiver components and biasing networks |
| Four configurable HVIOs | Enable direct control of solenoids, relays, or LEDs without external drivers; include loss-of-ground/short-to-battery protection |
| Non-volatile configuration memory | Allows field-programmable power-on behavior, limp-home profiles, and wake-up thresholds without hardware change |
| Automotive EMC & robustness | ±6 kV HBM/IEC 61000-4-2 ESD on CAN/LIN/HVIO pins; ±40 V short-circuit proof; ISO 7637-3 transient protection |
Applications
| Engine Control Unit (ECU) | Body Control Module (BCM) |
|---|---|
Use Scenario: Real-time engine timing, fuel injection, and sensor fusion under wide battery voltage range (5–16 V) including cranking dips. IC Role / Device Role / Timing Role: Central SBC providing regulated 5 V power, CAN FD communication to powertrain network, dual-LIN for throttle/valve actuators, and HVIO-driven injector drivers. Use Value: Boost-mode SMPS maintains MCU operation during 2 V cranking events; CAN FD 2 Mbit/s enables fast calibration updates; limp-home outputs activate mechanical failsafes. |
Use Scenario: Integrated door module managing window lift, mirror fold, and interior lighting with wake-on-LIN and low-power Sleep mode. IC Role / Device Role / Timing Role: Power manager and bus interface handling LIN slave communication, battery monitoring, and HVIO-controlled motor drivers. Use Value: Dual LIN transceivers reduce wiring harness complexity; 4 HVIOs drive window motors directly; ultra-low Sleep current (< 30 µA) extends battery life in parked state. |
| Advanced Driver Assistance Systems (ADAS) | Electric Power Steering (EPS) |
Use Scenario: Camera/radar ECU requiring deterministic CAN FD messaging, precise voltage regulation, and fault-tolerant power sequencing. IC Role / Device Role / Timing Role: Safety-critical SBC supplying vision processor, managing CAN FD camera data stream, and reporting overtemperature/battery faults via SPI. Use Value: Windowed watchdog and overtemperature shutdown prevent silent failures; ±2 % V1 accuracy ensures ADC reference stability; CAN FD passive wake-up avoids false triggers during radar bursts. |
Use Scenario: High-reliability steering assist system needing torque-sensing feedback, motor control signals, and fail-operational limp-home capability. IC Role / Device Role / Timing Role: Fault-managed SBC delivering 5 V to MCU, driving EPS motor enable via HVIO2 (static HS), and generating 1.25 Hz/50 % duty cycle limp-home signal on HVIO4. Use Value: Three dedicated limp-home outputs allow graded response (e.g., reduced assist → audible alert → mechanical lock); EN pin disables safety-critical hardware on MCU failure. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar System Basis Chip applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UJA1131HW/5V0 | Same buck/boost SMPS, 5 V/500 mA V1, dual LIN, 4 HVIOs; lacks CAN FD partial networking and CAN FD-passive wake-up suppression | Suitable for legacy CAN-only networks without CAN FD traffic; no requirement for selective wake-up in mixed CAN/CAN FD systems | Select when CAN FD partial networking is unnecessary and cost optimization is prioritized over future-proofing. |
| UJA1132HW/FD/5V/4 | Identical core functionality plus CAN FD partial networking and CAN FD-passive wake-up; same HTQFP48 package and pinout | Required for networks with both classic CAN and CAN FD nodes where non-FD controllers must remain asleep during FD traffic | Choose when deploying in mixed-protocol vehicles and avoiding bus errors from spurious wake-ups during CAN FD frames. |
Compared with UJA1132HW/5V0, UJA1131HW/5V0 omits CAN FD partial networking features but matches all power, LIN, and HVIO capabilities; UJA1132HW/FD/5V/4 adds CAN FD-passive wake-up while retaining identical pinout, SMPS, and limp-home functionality - making it a drop-in upgrade for CAN FD-ready designs.
Availability
UJA1132HW/5V0 is available at Aetrix Electronics and suitable for automotive engine control units, body control modules, ADAS domain controllers, and electric power steering systems requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for UJA1132HW/5V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in automotive-grade power management and communication ICs.
The UJA113x series is designed specifically for next-generation automotive Electronic Control Units, integrating power conversion, CAN/LIN interface, diagnostics, and fail-safe control into a single compact SBC to reduce ECU complexity and improve functional safety compliance.
FAQ
What is the minimum battery voltage at which UJA1132HW/5V0 can sustain microcontroller operation?
The UJA1132HW/5V0 buck-boost SMPS enables uninterrupted operation down to 2 V battery supply voltage in boost mode, as confirmed in Section 2.2 of the NXP product data sheet. This capability ensures reliable MCU runtime during severe cranking events. The actual minimum sustainable voltage depends on output load conditions, but 2 V is the validated lower limit for 500 mA V1 load. UJA1132HW/5V0 maintains regulation without reset or brownout under these conditions.
Does UJA1132HW/5V0 support CAN FD communication, and what is its maximum data rate?
Yes, UJA1132HW/5V0 supports CAN FD communication with active transmission and reception up to 2 Mbit/s in the CAN FD data field, per ISO 11898-2:201x compliance. However, it does not implement CAN FD partial networking or CAN FD-passive wake-up - those features are exclusive to UJA1132HW/FD/5V/4. UJA1132HW/5V0 remains fully compatible with classic CAN and CAN FD networks where all nodes require wake-up on any CAN traffic.
How many LIN transceivers does UJA1132HW/5V0 integrate, and are they independently configurable?
UJA1132HW/5V0 integrates two fully independent LIN transceivers (LIN1 and LIN2), both compliant with LIN 2.x and SAE J2602 standards. Each has dedicated bus pins (LIN1, LIN2), separate receive/transmit data paths (RXDL1/TXDL1, RXDL2/TXDL2), and integrated slave termination. They operate concurrently and can be configured via SPI for different baud rates or sleep modes - confirmed in Table 1 and Section 2.5 of the datasheet.
What are the limp-home output configurations supported by UJA1132HW/5V0?
UJA1132HW/5V0 supports three distinct limp-home outputs via HVIO2, HVIO3, and HVIO4: HVIO2 operates as a static high-side driver; HVIO3 delivers a 100 Hz, 10 % duty cycle signal; HVIO4 provides a 1.25 Hz, 50 % duty cycle signal. These are configurable via non-volatile memory and activated automatically in Overload mode or via SPI command - details are specified in Section 2.6 and Figure 1 of the NXP datasheet.
Is UJA1132HW/5V0 pin-compatible with other UJA113x variants in the HTQFP48 package?
Yes, all UJA113x variants in the HTQFP48 package - including UJA1131HW/5V0, UJA1135HW/5V0, and UJA1132HW/FD/5V/4 - share identical pinout and footprint per Table 2 and Figure 3 of the NXP datasheet. This allows hardware reuse across variants; however, functional differences (e.g., CAN FD support, HVIO count, SMPS current capability) require corresponding firmware and configuration changes. UJA1132HW/5V0 is fully pin-compatible with UJA1132HW/FD/5V/4.
UJA1132HW/5V0/S9AY Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- *
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- -
- Current - Supply:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
UJA1132HW/5V0/S9AY FAQ
1.How can I place an order for UJA1132HW/5V0/S9AY through Aetrix?
Please submit a Request for Quotation (RFQ) for UJA1132HW/5V0/S9AY on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UJA1132HW/5V0/S9AY reliable?
The price and inventory of UJA1132HW/5V0/S9AY are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UJA1132HW/5V0/S9AY is usually 5 days.
3.What payment methods are accepted for UJA1132HW/5V0/S9AY?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UJA1132HW/5V0/S9AY transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UJA1132HW/5V0/S9AY?
UJA1132HW/5V0/S9AY orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UJA1132HW/5V0/S9AY order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UJA1132HW/5V0/S9AY?
For technical support, including UJA1132HW/5V0/S9AY datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UJA1132HW/5V0/S9AY requirements.
6.How does Aetrix verify that UJA1132HW/5V0/S9AY is sourced from the original manufacturer or authorized distributors?
All UJA1132HW/5V0/S9AY products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UJA1132HW/5V0/S9AY meets industry standards.
7.What is the process for return or replacement of UJA1132HW/5V0/S9AY?
All UJA1132HW/5V0/S9AY units undergo pre-shipment inspection (PSI). If there is an issue with UJA1132HW/5V0/S9AY, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UJA1132HW/5V0/S9AY part is unused and in its original packaging.
Return procedure for UJA1132HW/5V0/S9AY:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UJA1132HW/5V0/S9AY Tags
-
TPS2511DGNR
Texas Instruments
-
UTC2000/MG
Microchip Technology
-
TUSB320HAIRWBR
Texas Instruments
-
TPS61252DSGR
Texas Instruments
-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments
-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments
-
STUSB1600AQTR
STMicroelectronics
-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments
-
TPS65150PWPR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
