My Inquiry
My Account
NXP Semiconductors UJA1132HW/5V0Y
- Part No.:
- UJA1132HW/5V0Y
- Manufacturer:
- NXP Semiconductors
- Category:
- Power Management - Specialized
- Package:
- 48-TQFP Exposed Pad
- Datasheet:
-
UJA1132HW/5V0Y.pdf
- Description:
- IC TRANSCEIVER
- Quantity:
- Payment:
- Shipping:
Inventory:1,175
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UJA1132HW/5V0Y from NXP Semiconductors is an automotive System Basis Chip (SBC) integrating a buck-boost SMPS, 5 V/500 mA LDO (V1), dual LIN transceivers, HS-CAN transceiver compliant with ISO 11898-2:201x and CAN FD up to 2 Mbit/s, and four configurable HVIOs. It delivers fail-safe power management, battery monitoring, watchdog, limp-home outputs, and SPI-based configuration for engine control units and body electronics.
For engineers reviewing the UJA1132HW/5V0Y datasheet, UJA1132HW/5V0Y pinout, UJA1132HW/5V0Y application, or UJA1132HW/5V0Y equivalent, this page provides verified technical context, exact pin functions, real-world automotive use cases, and validated alternative parts for ECU design, power architecture validation, and CAN/LIN subsystem integration.
Technical Context
The UJA1132HW/5V0Y implements a fully autonomous buck-boost SMPS with automatic mode selection-operating in Boost mode down to 2 V battery input to sustain microcontroller supply during cranking dips, and Buck mode above ~6.5 V. Its CAN transceiver supports active CAN FD communication at 2 Mbit/s in the data field while maintaining ISO 11898-2:201x timing compliance.
It integrates two LIN 2.x transceivers (SAE J2602-compliant), a 10-bit battery A/D converter with dual-channel sensing, four HVIOs configurable as high-side/low-side drivers or wake-up inputs, and SPI-controlled power modes (Normal, Standby, Sleep) with non-volatile configuration of limp-home behavior and reset thresholds.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| SMPS Type | Buck-boost converter with single external coil; enables uninterrupted MCU operation during battery dips to 2 V. |
| V1 Regulator | 5 V ±2 %, 500 mA output; supports 500 mA transient load jumps in Standby mode with short-circuit protection. |
| CAN Data Rate | Up to 2 Mbit/s in CAN FD fast phase; compliant with ISO 11898-2:201x and ISO 11898-6:2013 partial networking. |
| LIN Channels | Dual LIN 2.x transceivers; downward compatible with LIN 1.3 and integrated slave termination. |
| HVIO Count | 4 general-purpose high-voltage I/Os; individually configurable as HS/LS drivers or wake-up inputs with open-load diagnostics. |
| Package | HTQFP48 (10 mm × 10 mm); exposed die pad connected to GND for enhanced thermal dissipation. |
| Operating Temp | −40 °C to +150 °C ambient; includes overtemperature warning and shutdown at Tth(act)otp. |
| SPI Interface | 16-/24-/32-bit SPI for full configuration, status reporting, and diagnostic register access. |
Pinout & Package
UJA1132HW/5V0Y uses the HTQFP48 package (SOT1181-2), 10 mm × 10 mm × 1.0 mm, with exposed die pad internally connected to GND for thermal management.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| BAT | Battery supply input | Main power source for LIN transceivers and A/D converter channel 0; withstands ±40 V transients per ISO 7637-3. |
| V1 | Main regulator output | 5 V ±2 %, 500 mA supply for MCU; shuts off in Sleep mode; includes clamp limiting output to <6 V under reverse current. |
| VCAN | CAN transceiver supply | 5 V dedicated supply for HS-CAN physical layer; enables independent biasing and noise isolation. |
| CANH / CANL | CAN bus interface | Differential HS-CAN bus pins; floating when BAT is unpowered; ±6 kV ESD (IEC 61000-4-2) protected. |
| LIN1 / LIN2 | LIN bus interfaces | Two independent LIN 2.x physical layers; support SAE J2602; include integrated slave termination resistors. |
| HVIO1–HVIO4 | Configurable HV I/Os | Four pins individually set as HS/LS drivers or wake-up inputs; support limp-home signals (100 Hz/1.25 Hz) and cyclic contact monitoring. |
| RSTN | Bidirectional reset | Active-low reset I/O referenced to V1; programmable pulse length; triggered by watchdog overflow or V1 undervoltage. |
| LIMP | Limp-home output | Dedicated fail-safe signal; driven LOW in Overload mode; configurable static or PWM limp-home via HVIO mapping. |
| INTN1 / INTN2 | Interrupt outputs | INTN1 reports all interrupts; INTN2 reports only high-priority events (e.g., CAN fault, overtemperature). |
| SCK / SDO / SDI / SCSN | SPI interface | Full-duplex 16-/24-/32-bit SPI for configuration, diagnostics, and non-volatile memory programming. |
Key Features
| Feature | Design Value |
|---|---|
| Buck-boost SMPS with Pass-through mode | Enables immediate full output current capability and lowest standby current; eliminates need for external FETs or controllers. |
| Dual LIN + HS-CAN with CAN FD support | Reduces BOM count by integrating two industry-standard vehicle networks into one chip; supports mixed CAN/CAN FD partial networking. |
| Four HVIOs with limp-home capability | Allows hardware-level fail-safe activation (e.g., hazard lights, fan override) without MCU intervention during critical faults. |
| Non-volatile configuration storage | Persists power-on behavior, limp-home settings, reset thresholds, and Sleep mode enable/disable across power cycles. |
| Integrated battery A/D with dual sensing | Measures voltage on BAT or BATSENSE pins simultaneously; detects polarity protection diode drop and ground offset up to 2.5 V. |
| Low-power Standby/Sleep with wake-up sources | Standby draws minimal current while keeping V1 active; Sleep disables V1 entirely but retains full CAN/LIN/HVIO wake-up capability. |
Applications
| Engine Control Unit (ECU) | Body Control Module (BCM) |
|---|---|
Use Scenario: Real-time engine management under cold-cranking conditions where battery voltage drops below 6 V. IC Role / Device Role / Timing Role: UJA1132HW/5V0Y acts as primary power manager and communication hub-supplying MCU via boost-mode SMPS, enabling CAN FD diagnostics, and monitoring battery health. Use Value: Maintains ECU operation at battery voltages as low as 2 V, preventing engine stall during start-up and ensuring continuous CAN FD communication for OBD-II compliance. | Use Scenario: Centralized lighting, door lock, and window control with fail-safe response to system faults. IC Role / Device Role / Timing Role: UJA1132HW/5V0Y serves as system basis controller-powering MCU, driving LIN-connected actuators, and activating limp-home outputs (e.g., hazard flasher) upon detected failure. Use Value: Enables deterministic hardware-level fail-safe activation without software dependency; dual LIN channels reduce wiring complexity versus discrete transceivers. |
| Advanced Driver Assistance Systems (ADAS) Sensor Hub | Electric Power Steering (EPS) ECU |
Use Scenario: Aggregating radar, camera, and ultrasonic sensor data via LIN while communicating with central domain controller over CAN FD. IC Role / Device Role / Timing Role: UJA1132HW/5V0Y provides isolated, EMC-robust power and interface for multiple LIN sensors and high-speed CAN FD backhaul. Use Value: Eliminates need for separate LIN transceivers and DC-DC converters; ±6 kV ESD and ISO 7637-3 transient protection ensure reliability in noisy ADAS environments. | Use Scenario: Safety-critical steering assist requiring ASIL-B compliant power sequencing and fault containment. IC Role / Device Role / Timing Role: UJA1132HW/5V0Y delivers functional safety features-including watchdog with window mode, EN pin for safety-shutdown, and overtemperature/overvoltage detection with interrupt reporting. Use Value: Reduces ASIL decomposition effort by integrating safety mechanisms (e.g., LIMP, EN, diagnostics) directly into power architecture. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar System Basis Chip applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UJA1131HW/5V0 | Same buck-boost SMPS, 5 V/500 mA V1, dual LIN, 4 HVIOs-but lacks CAN FD passive partial networking support. | Suitable for legacy CAN-only networks without CAN FD traffic; no CAN FD-passive wake-up filtering. | Select when CAN FD is not required and cost optimization is prioritized over future network flexibility. |
| UJA1132HW/FD/5V/4 | Identical core functionality plus CAN FD passive partial networking and 8 HVIOs (vs. 4); same HTQFP48 package. | Required for mixed CAN/CAN FD networks where classic CAN nodes must sleep during CAN FD bursts without bus errors. | Choose when deploying in next-gen architectures supporting both CAN FD and legacy CAN nodes with strict EMC and wake-up integrity requirements. |
Compared with UJA1131HW/5V0, UJA1132HW/5V0Y adds CAN FD active communication capability and maintains identical power and LIN performance; compared with UJA1132HW/FD/5V/4, it trades 4 HVIOs and CAN FD passive wake-up for lower pin count and reduced system complexity in CAN FD–light designs.
Availability
UJA1132HW/5V0Y is available at Aetrix Electronics and suitable for automotive engine control units, body control modules, ADAS sensor hubs, and electric power steering ECUs requiring stable component supply, long-term lifecycle support, and AEC-Q100 qualified sourcing.
Supply support for UJA1132HW/5V0Y includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in automotive-grade analog and mixed-signal ICs.
The UJA113x series is designed specifically for automotive Electronic Control Units, integrating power management, communication interfaces, and fail-safe control to replace discrete SBC implementations in demanding under-hood environments.
FAQ
What is the minimum battery voltage at which UJA1132HW/5V0Y can sustain microcontroller operation?
The UJA1132HW/5V0Y buck-boost SMPS enables continuous operation down to 2 V battery input in Boost mode, maintaining regulated 5 V output to the microcontroller during cranking dips. This capability is confirmed in the datasheet Section 2.2 and Table 1, where UJA1132HW/5V0Y is marked with high-current boost functionality. Performance depends on load conditions, but 2 V represents the validated lower limit under typical ECU loads.
Does UJA1132HW/5V0Y support CAN FD partial networking with CAN FD-passive wake-up filtering?
No-UJA1132HW/5V0Y does not support CAN FD passive partial networking. Per Table 1 and Section 2.4, only UJA113xFD/x variants include ISO 11898-6:2013 compliant selective wake-up with CAN FD-passive functionality. UJA1132HW/5V0Y supports CAN FD active communication up to 2 Mbit/s but lacks the CAN FD-passive filter that prevents false wake-ups during CAN FD traffic in Sleep mode.
How many LIN transceivers does UJA1132HW/5V0Y integrate, and are they fully independent?
UJA1132HW/5V0Y integrates two fully independent LIN 2.x transceivers (LIN1 and LIN2), compliant with SAE J2602 and backward-compatible with LIN 1.3. As shown in Figure 1 and Table 3, RXDL1/TXDL1 and RXDL2/TXDL2 are separate signal paths with individual bus pins (LIN1 and LIN2), each featuring integrated slave termination and optimized EMC curve shaping.
What is the function of the LIMP pin on UJA1132HW/5V0Y, and how is it activated?
The LIMP pin on UJA1132HW/5V0Y is a dedicated fail-safe output driven LOW during Overload mode or via SPI-configured limp-home signals (e.g., HVIO3 at 100 Hz). It activates automatically on overtemperature or overvoltage events, or can be manually triggered through non-volatile configuration. The pin remains active until the fault condition clears and the device exits Overload mode, ensuring hardware-level system response independent of MCU firmware.
Can UJA1132HW/5V0Y operate with only the SMPS enabled and V1/V2 regulators disabled?
No-UJA1132HW/5V0Y requires V1 to be active for core functionality. While the SMPS can operate in Pass-through mode to minimize current consumption, V1 is mandatory for powering the internal logic, SPI interface, and CAN/LIN transceivers. V2 may be disabled via configuration, but V1 must remain enabled in Normal and Standby modes; it is only disabled in Sleep mode, which halts most peripheral operation.
UJA1132HW/5V0Y Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 48-TQFP Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Last Time Buy
- Applications:
- -
- Current - Supply:
- 2.8mA
- Voltage - Supply:
- 2V ~ 28V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-HTQFP (10x10)
UJA1132HW/5V0Y FAQ
1.How can I place an order for UJA1132HW/5V0Y through Aetrix?
Please submit a Request for Quotation (RFQ) for UJA1132HW/5V0Y on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UJA1132HW/5V0Y reliable?
The price and inventory of UJA1132HW/5V0Y are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UJA1132HW/5V0Y is usually 5 days.
3.What payment methods are accepted for UJA1132HW/5V0Y?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UJA1132HW/5V0Y transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UJA1132HW/5V0Y?
UJA1132HW/5V0Y orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UJA1132HW/5V0Y order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UJA1132HW/5V0Y?
For technical support, including UJA1132HW/5V0Y datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UJA1132HW/5V0Y requirements.
6.How does Aetrix verify that UJA1132HW/5V0Y is sourced from the original manufacturer or authorized distributors?
All UJA1132HW/5V0Y products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UJA1132HW/5V0Y meets industry standards.
7.What is the process for return or replacement of UJA1132HW/5V0Y?
All UJA1132HW/5V0Y units undergo pre-shipment inspection (PSI). If there is an issue with UJA1132HW/5V0Y, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UJA1132HW/5V0Y part is unused and in its original packaging.
Return procedure for UJA1132HW/5V0Y:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UJA1132HW/5V0Y Tags
-
TPS2511DGNR
Texas Instruments
-
UTC2000/MG
Microchip Technology
-
TUSB320HAIRWBR
Texas Instruments
-
TPS61252DSGR
Texas Instruments
-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments
-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments
-
STUSB1600AQTR
STMicroelectronics
-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments
-
TPS65150PWPR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
