NXP Semiconductors UJA1132HW/FD/3V/4Y
- Part No.:
- UJA1132HW/FD/3V/4Y
- Manufacturer:
- NXP Semiconductors
- Category:
- Power Management - Specialized
- Package:
- 48-TQFP Exposed Pad
- Datasheet:
-
UJA1132HW/FD/3V/4Y.pdf
- Description:
- BUCK/BOOST HS-CAN/DUAL LIN SYSTE
- Quantity:
- Payment:

- Shipping:

Inventory:2,968
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UJA1132HW/FD/3V/4Y from NXP Semiconductors is a buck/boost System Basis Chip (SBC) for automotive ECUs, integrating a 3.3 V/500 mA LDO (V1), ISO 11898-2/6-compliant HS-CAN transceiver supporting CAN FD up to 2 Mbit/s, dual LIN transceivers, and a high-current boost-capable SMPS enabling operation down to 2 V battery input. It delivers fail-safe power management, limp-home outputs, and partial networking with CAN FD-passive wake-up.
For engineers reviewing the UJA1132HW/FD/3V/4Y datasheet, UJA1132HW/FD/3V/4Y pinout, UJA1132HW/FD/3V/4Y application, or UJA1132HW/FD/3V/4Y equivalent, this page provides verified technical context, exact pin functions, automotive-grade power sequencing behavior, CAN FD partial networking timing compliance, and validated alternative SBCs for ECU design validation and BOM optimization.
Technical Context
The UJA1132HW/FD/3V/4Y implements a fully autonomous buck-boost SMPS with single-coil topology, automatic mode selection, and Pass-through capability-enabling uninterrupted microcontroller supply during battery dips to 2 V. Its CAN transceiver complies with ISO 11898-2:201x and ISO 11898-6:2013, supporting CAN FD active communication at 2 Mbit/s and CAN FD-passive selective wake-up in Sleep mode.
This variant includes dual LIN 2.x transceivers compliant with SAE J2602, an integrated 10-bit A/D converter for dual-channel battery monitoring (BAT/BATSENSE), and four configurable HVIO pins supporting high-side/low-side drive or wake-up input-each with open-load diagnostics, short-circuit protection, and ratiometric wake threshold.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| V1 Output | 3.3 V ±2 %, 500 mA continuous; supports 500 mA transient load jump in Standby mode |
| SMPS Mode | Buck/Boost with automatic selection; boosts to sustain V1 down to 2 V battery input |
| CAN Data Rate | Up to 2 Mbit/s in CAN FD fast phase; compliant with ISO 11898-2:201x and ISO 11898-6:2013 |
| LIN Channels | Dual LIN 2.x transceivers; SAE J2602 compliant with integrated slave termination |
| HVIO Count | 4 general-purpose high-voltage I/Os; configurable as HS/LS drivers or wake inputs with diagnostics |
| Package | HTQFP48, 10 mm × 10 mm, exposed die pad connected to GND for thermal dissipation |
| Operating Temp | −40 °C to +150 °C ambient; overtemperature warning and shutdown at Tth(act)otp |
Pinout & Package
UJA1132HW/FD/3V/4Y uses the HTQFP48 package (SOT1181-2), 10 mm × 10 mm × 1.0 mm body with exposed thermal pad internally tied to GND. The pad must be soldered to PCB ground for thermal performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| V1 | Main microcontroller supply output | 3.3 V regulated output; turned off in Sleep mode; includes undervoltage reset and reverse-current clamp |
| VCAN | CAN transceiver supply input | 5 V dedicated supply for HS-CAN block; enables independent biasing from V1/V2 |
| CANH / CANL | CAN bus differential interface | ISO 11898-2-compliant physical layer; floating when BAT is unpowered; supports partial networking |
| LIN1 / LIN2 | Dual LIN bus interfaces | SAE J2602-compliant; integrated termination; support cyclic contact monitoring via HVIO sync |
| HVIO1–HVIO4 | Configurable high-voltage I/Os | Individually set as HS/LS drivers or wake inputs; include open-load diagnostics and limp-home PWM signals |
| LIMP | Limp-home activation output | Drives external hardware on critical failure; supports static, 100 Hz/10 %, or 1.25 Hz/50 % duty cycle modes |
| RSTN | Bidirectional reset signal | Active-low, V1-referenced; triggered by watchdog overflow or V1 undervoltage; configurable pulse length |
| INTN1 / INTN2 | Interrupt outputs | INTN1 reports all events; INTN2 reports only high-priority interrupts (CAN/LIN/HVIO diagnostics, overtemp) |
Key Features
| Feature | Design Value |
|---|---|
| CAN FD-passive partial networking | Enables Sleep mode retention during CAN FD traffic-prevents false wake-ups while maintaining classic CAN node readiness |
| Autonomous buck-boost SMPS | Single external coil; soft-start and Pass-through mode; pre-regulates V1/V2 for negligible ripple and fast load response |
| Dual-channel battery monitoring | 10-bit ADC measuring both BAT and BATSENSE; detects polarity diode drop and supports undervoltage/overvoltage shutdown |
| Configurable limp-home outputs | HVIO2/3/4 deliver three distinct limp-home signals (static, 100 Hz, 1.25 Hz); activated automatically in Overload mode |
| Protected sensor supply (VEXT) | V2-derived 5 V output with short-to-battery/GND protection, loss-of-ground immunity, and ±6 kV IEC 61000-4-2 ESD rating |
Applications
| Body Control Module (BCM) | Engine Control Unit (ECU) |
|---|---|
Use Scenario: Centralized power and communication hub managing door locks, lighting, and climate actuators via LIN and CAN. IC Role / Device Role / Timing Role: System Basis Chip providing regulated 3.3 V MCU supply, dual-LIN bus control, and CAN FD gateway functionality with partial networking. Use Value: Enables low-power Sleep mode during vehicle rest while retaining wake capability on LIN/CAN activity-reducing quiescent current below 100 µA. |
Use Scenario: Power and interface management for engine management MCU under harsh voltage transients and wide temperature ranges. IC Role / Device Role / Timing Role: Primary SBC delivering fault-tolerant 3.3 V supply, CAN FD communication up to 2 Mbit/s, and battery-supervised limp-home signaling. Use Value: Maintains MCU operation during cranking dips to 2 V battery; activates HVIO-based limp-home outputs on overtemperature or watchdog timeout. |
| Advanced Driver Assistance Systems (ADAS) Sensor Hub | Electric Power Steering (EPS) Module |
Use Scenario: Aggregating radar/camera sensor data via CAN FD and supplying local microcontrollers with stable 3.3 V. IC Role / Device Role / Timing Role: High-integrity SBC with CAN FD fast-phase support, dual-LIN for sensor configuration, and diagnostic-ready HVIOs. Use Value: Supports deterministic 2 Mbit/s CAN FD data bursts while maintaining fail-safe power sequencing and real-time battery monitoring. |
Use Scenario: Safety-critical steering assist module requiring ASIL-B capable power management and communication resilience. IC Role / Device Role / Timing Role: Automotive SBC with EN pin for safety-shutdown, watchdog window mode, and overtemperature-triggered limp-home activation. Use Value: Provides hardware-enforced reset and enable control; triggers HVIO-based mechanical fallback signals on system fault detection. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar System Basis Chip applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UJA1132HW/3V3 | No CAN FD-passive or partial networking support; lacks ISO 11898-6 compliance and selective wake-up logic | Suitable for legacy CAN-only networks without partial networking requirements | Select when CAN FD traffic is absent and lowest-cost SBC suffices |
| TLE9471-2ES | Single LIN channel; no dual-LIN support; different SPI register map and limp-home implementation; 5 V V1 only | Targeted at cost-sensitive body electronics where dual-LIN is unnecessary | Choose for simplified LIN architecture and higher V1 current (600 mA) |
Compared with UJA1132HW/3V3 and TLE9471-2ES, the UJA1132HW/FD/3V/4Y uniquely combines dual-LIN, CAN FD-passive partial networking, and 3.3 V/500 mA V1 in a single HTQFP48 package-making it the only option for next-gen automotive ECUs requiring simultaneous CAN FD and LIN 2.x interoperability with ultra-low Sleep-mode current.
Availability
UJA1132HW/FD/3V/4Y is available at Aetrix Electronics and suitable for Body Control Modules, Engine Control Units, ADAS sensor hubs, and Electric Power Steering modules requiring stable component supply across automotive production lifecycles.
Supply support for UJA1132HW/FD/3V/4Y includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in automotive power management and communication ICs.
The UJA113x product line was designed specifically for next-generation automotive Electronic Control Units requiring integrated buck-boost power conversion, CAN FD and dual-LIN communication, and fail-safe limp-home functionality-all in a thermally optimized HTQFP package.
FAQ
What is the minimum battery voltage that UJA1132HW/FD/3V/4Y can sustain microcontroller operation?
The UJA1132HW/FD/3V/4Y sustains V1 regulation down to 2 V battery input using its high-current boost SMPS-enabling uninterrupted microcontroller operation during cold-cranking events. This capability is confirmed in Section 2.2 of the datasheet and applies specifically to UJA1132HW/FD/3V/4Y due to its buck/high-current boost configuration. The boost function remains active until battery voltage recovers above ~4.5 V, after which buck mode resumes.
Does UJA1132HW/FD/3V/4Y support CAN FD passive wake-up in Sleep mode?
Yes, UJA1132HW/FD/3V/4Y explicitly supports CAN FD-passive partial networking per ISO 11898-6:2013. In Sleep mode, it ignores CAN FD traffic on the bus while remaining responsive to classic CAN wake frames-eliminating false wake-ups and preserving ultra-low quiescent current. This feature is enabled by default and requires no SPI configuration to activate.
How many LIN transceivers does UJA1132HW/FD/3V/4Y integrate?
UJA1132HW/FD/3V/4Y integrates two fully compliant LIN 2.x transceivers (LIN1 and LIN2), both meeting SAE J2602 and backward-compatible with LIN 1.3. Each includes integrated slave termination and optimized EMC emission shaping. The second LIN channel (LIN2) is functional and externally accessible-unlike UJA113xFD/0 variants where LIN2 is internally connected and unused.
What is the purpose of the LIMP pin on UJA1132HW/FD/3V/4Y?
The LIMP pin on UJA1132HW/FD/3V/4Y drives external hardware during critical failures-such as overtemperature, watchdog timeout, or V1 undervoltage-activating predefined limp-home behavior. It supports three modes: static high-side (HVIO2), 100 Hz/10 % duty cycle (HVIO3), or 1.25 Hz/50 % duty cycle (HVIO4), all configurable via non-volatile memory and triggered automatically in Overload mode.
Is the SMPS of UJA1132HW/FD/3V/4Y compatible with external LED loads?
Yes, the SMPS of UJA1132HW/FD/3V/4Y can directly supply external loads such as LED chains, as stated in Section 2.2. It operates in Buck, Boost, or Pass-through mode and delivers regulated output via VSMPS (Pin 47). When used for LEDs, the SMPS maintains high efficiency across input voltage variations and supports soft-start to limit inrush current-without requiring additional driver circuitry.
UJA1132HW/FD/3V/4Y Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 48-TQFP Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Last Time Buy
- Applications:
- -
- Current - Supply:
- 2.8mA
- Voltage - Supply:
- 2V ~ 28V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-HTQFP (10x10)
UJA1132HW/FD/3V/4Y FAQ
1.How can I place an order for UJA1132HW/FD/3V/4Y through Aetrix?
Please submit a Request for Quotation (RFQ) for UJA1132HW/FD/3V/4Y on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UJA1132HW/FD/3V/4Y reliable?
The price and inventory of UJA1132HW/FD/3V/4Y are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UJA1132HW/FD/3V/4Y is usually 5 days.
3.What payment methods are accepted for UJA1132HW/FD/3V/4Y?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UJA1132HW/FD/3V/4Y transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UJA1132HW/FD/3V/4Y?
UJA1132HW/FD/3V/4Y orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UJA1132HW/FD/3V/4Y order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UJA1132HW/FD/3V/4Y?
For technical support, including UJA1132HW/FD/3V/4Y datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UJA1132HW/FD/3V/4Y requirements.
6.How does Aetrix verify that UJA1132HW/FD/3V/4Y is sourced from the original manufacturer or authorized distributors?
All UJA1132HW/FD/3V/4Y products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UJA1132HW/FD/3V/4Y meets industry standards.
7.What is the process for return or replacement of UJA1132HW/FD/3V/4Y?
All UJA1132HW/FD/3V/4Y units undergo pre-shipment inspection (PSI). If there is an issue with UJA1132HW/FD/3V/4Y, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UJA1132HW/FD/3V/4Y part is unused and in its original packaging.
Return procedure for UJA1132HW/FD/3V/4Y:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UJA1132HW/FD/3V/4Y Tags

-
TPS2511DGNR
Texas Instruments

-
UTC2000/MG
Microchip Technology

-
TUSB320HAIRWBR
Texas Instruments

-
TPS61252DSGR
Texas Instruments

-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments

-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments

-
STUSB1600AQTR
STMicroelectronics

-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments

-
TPS65150PWPR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

