My Inquiry
My Account
NXP Semiconductors UJA1135HW/3V3Y
- Part No.:
- UJA1135HW/3V3Y
- Manufacturer:
- NXP Semiconductors
- Category:
- Power Management - Specialized
- Package:
- 48-TQFP Exposed Pad
- Datasheet:
-
UJA1135HW/3V3Y.pdf
- Description:
- IC TRANSCEIVER
- Quantity:
- Payment:
- Shipping:
Inventory:1,500
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UJA1135HW/3V3Y from NXP Semiconductors is a buck/boost System Basis Chip (SBC) for automotive ECUs, integrating a 3.3 V/500 mA LDO (V1), ISO 11898-2/6-compliant HS-CAN transceiver supporting up to 2 Mbit/s CAN FD data fields, dual LIN transceivers, and a low-current boost SMPS for microcontroller memory retention down to 2 V battery voltage. It operates in Standby/Sleep modes with full wake-up via CAN, LIN or HVIO pins and supports configurable limp-home outputs for fail-safe operation.
For engineers reviewing the UJA1135HW/3V3Y datasheet, UJA1135HW/3V3Y pinout, UJA1135HW/3V3Y application, or UJA1135HW/3V3Y equivalent, this page delivers verified technical context, exact pin functions, automotive-grade power management specs, and validated alternative options - all grounded in NXP's official UJA113x series product data sheet (Rev. 2, 5 July 2016).
Technical Context
The UJA1135HW/3V3Y implements a dual-mode switched-mode power supply (SMPS) that automatically selects Buck or Boost operation based on input voltage and load, with Boost output current limited to sustain only volatile microcontroller memory-not full MCU operation. Its CAN transceiver complies with ISO 11898-2:201x and ISO 11898-6:2013, enabling partial networking with CAN FD-passive behavior to suppress false wake-ups during CAN FD traffic.
This variant includes two LIN transceivers (LIN 2.x/SAE J2602 compliant), a 10-bit battery A/D converter with dual-channel monitoring, four configurable HVIOs (HS/LS/wake-up), and SPI-configurable non-volatile settings for power-on behavior, limp-home timing, and reset thresholds-without integrated high-voltage timers or 8-HVIO banks found in UJA1131/1132 derivatives.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| V1 Output | 3.3 V ±2 %, 500 mA max - powers microcontroller core with undervoltage reset at selectable threshold (default 90 % of nominal) |
| SMPS Mode | Buck/Boost with single external coil - Boost function sustains only microcontroller memory (not full operation) down to 2 V battery |
| CAN Data Rate | Up to 2 Mbit/s in CAN FD data field - meets ISO 11898-2:201x timing symmetry for reliable fast-phase communication |
| LIN Channels | Dual LIN transceivers - fully compliant with LIN 2.x and SAE J2602, including integrated slave termination |
| HVIO Count | 4 general-purpose high-voltage I/Os - individually configurable as HS/LS drivers or wake-up inputs with ratiometric threshold |
| Package | HTQFP48 (10 mm × 10 mm) - thermally enhanced with exposed die pad connected to GND for PCB heat dissipation |
| Operating Temp | −40 °C to +150 °C - qualified per AEC-Q100 Grade 0 for under-hood automotive ECU deployment |
Pinout & Package
UJA1135HW/3V3Y uses the HTQFP48 package (SOT1181-2), 10 mm × 10 mm × 1.0 mm body with exposed thermal pad internally tied to GND. Pin numbering follows standard QFP layout; the exposed pad must be soldered to a PCB ground plane for thermal performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| V1 | Main microcontroller supply output | 3.3 V regulated output; active in Standby mode, disabled in Sleep mode; includes clamp limiting output to ≤6 V under reverse current |
| VCAN | CAN transceiver supply input | 5 V dedicated supply for HS-CAN physical layer; enables independent biasing from V1/V2 for noise isolation |
| RXDC / TXDC | CAN data interface | Differential receive/transmit signals to microcontroller; compatible with standard CAN controller logic-level interfaces |
| RXDL1 / TXDL1 | LIN1 data interface | Single-wire LIN bus interface for primary LIN network; supports LIN 2.x protocol framing and diagnostics |
| LIMP | Limp-home activation output | Open-drain output driving safety-critical hardware; configurable via non-volatile memory for static or timed pulse outputs (e.g., 100 Hz/10 % duty) |
| INTN1 / INTN2 | Interrupt outputs | INTN1 reports all interrupts; INTN2 reports only high-priority events (e.g., overtemperature, V1 undervoltage, CAN/LIN wake) |
| SCSN / SCK / SDI / SDO | SPI control and data interface | 4-wire SPI (mode 0, CPOL=0, CPHA=0) for configuration, status readback, and non-volatile memory programming |
| BAT | Battery supply input | Main power source for LIN transceivers and A/D converter channel 0; protected against ISO 7637-3 transients and ±40 V shorts |
Key Features
| Feature | Design Value |
|---|---|
| CAN FD-passive partial networking | Enables Sleep mode retention during CAN FD bus activity without generating errors-ideal for mixed CAN/CAN FD networks |
| Configurable limp-home outputs | Three distinct limp-home signal options (static HS, 100 Hz/10 %, 1.25 Hz/50 %) stored in non-volatile memory for application-specific fail-safe response |
| Dual-channel battery monitoring | 10-bit A/D converter measuring both BAT and BATSENSE pins-supports polarity protection diode compensation and programmable UV/OV shutdown |
| Low-power Standby/Sleep states | Standby draws minimal current while keeping V1 active; Sleep disables V1 entirely but retains full wake-up capability via CAN/LIN/HVIO |
| Protected sensor supply (VEXT) | V2 regulator output with short-to-battery and loss-of-ground protection-suitable for powering external sensors without additional circuitry |
Applications
| Advanced Driver Assistance Systems (ADAS) ECU | Body Control Module (BCM) |
|---|---|
Use Scenario: Centralized vehicle domain controller managing radar, camera, and ultrasonic sensors with CAN FD backbone and LIN-peripheral connectivity. IC Role / Device Role / Timing Role: System Basis Chip providing regulated 3.3 V power, HS-CAN FD communication up to 2 Mbit/s, dual LIN for actuator control, and fail-safe limp-home signaling during fault conditions. Use Value: Eliminates need for discrete DC/DC, CAN transceiver, LIN transceivers, and watchdog - reducing BOM count and PCB area while ensuring ASIL-B–compatible power sequencing and diagnostics. |
Use Scenario: Integrated lighting, door, and window control unit requiring robust LIN communication to switches and motors, plus CAN connectivity to gateway. IC Role / Device Role / Timing Role: Power management and bus interface hub delivering 3.3 V to MCU, dual LIN for distributed peripherals, and CAN FD for high-speed gateway updates. Use Value: Enables ultra-low quiescent current in Sleep mode (<100 µA typical) with guaranteed wake-up via LIN frame or CAN dominant bit - meeting OEM sleep current targets. |
| Electric Power Steering (EPS) Control Unit | Engine Control Module (ECM) Auxiliary Interface |
Use Scenario: Safety-critical steering assist system needing redundant power paths, real-time bus communication, and deterministic limp-home behavior during MCU failure. IC Role / Device Role / Timing Role: Fault-tolerant SBC supplying 3.3 V to safety MCU, monitoring battery voltage with dual A/D channels, and asserting LIMP output with configurable timing upon detected fault. Use Value: Provides certified ASIL-B power architecture with built-in overtemperature warning, V1 undervoltage reset, and non-volatile limp-home configuration - eliminating external supervision logic. |
Use Scenario: Secondary engine subsystem (e.g., turbocharger actuator, EGR valve) communicating via LIN while receiving firmware updates over CAN FD. IC Role / Device Role / Timing Role: Dual-bus interface IC with isolated VCAN supply, protected VEXT sensor rail, and SPI-configurable boot behavior for remote flash programming. Use Value: Supports secure, authenticated bootloader operation via CAN bus with integrated watchdog and cyclic wake-up for periodic diagnostics - no external programming interface required. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar System Basis Chip applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UJA1132HW/3V3 | Includes high-current boost SMPS capable of sustaining full MCU operation down to 2 V battery; adds 8-HVIO bank support and four PWM timers | Required where full microcontroller runtime must continue during deep battery dips - not suitable if only memory retention is needed | Select UJA1132HW/3V3 only when boost-load requirements exceed memory-retention level; UJA1135HW/3V3Y offers lower cost and thermal footprint for simpler use cases |
| TLE9471-2ES | Infineon SBC with 3.3 V/500 mA LDO, CAN FD transceiver, single LIN, and integrated high-side switch - no boost SMPS or limp-home timer flexibility | Used in cost-sensitive modules where CAN FD and basic LIN suffice, but advanced fail-safe timing or memory-retention boost is unnecessary | Choose TLE9471-2ES for streamlined designs without dual-LIN or configurable limp-home; UJA1135HW/3V3Y provides broader automotive feature set and NVM configurability |
Compared with UJA1132HW/3V3, UJA1135HW/3V3Y trades high-current boost capability and 8-HVIO scalability for lower system cost and thermal load; versus TLE9471-2ES, it delivers dual-LIN, CAN FD-passive sleep, and NVM-programmable limp-home - making it optimal for mid-tier automotive ECUs requiring balanced integration and fail-safe depth.
Availability
UJA1135HW/3V3Y is available at Aetrix Electronics and suitable for Advanced Driver Assistance Systems (ADAS), Body Control Modules (BCM), and Electric Power Steering (EPS) control units requiring stable component supply across automotive production lifecycles.
Supply support for UJA1135HW/3V3Y includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on automotive, industrial, and IoT applications, with deep expertise in secure connectivity, analog, and power management solutions.
The UJA113x series is NXP's automotive-qualified System Basis Chip family designed specifically for next-generation ECU power architecture - integrating buck/boost SMPS, CAN FD, dual LIN, and fail-safe features into a single HTQFP48 package.
FAQ
What is the maximum CAN FD data rate supported by the UJA1135HW/3V3Y?
The UJA1135HW/3V3Y supports CAN FD communication up to 2 Mbit/s in the data field phase, meeting ISO 11898-2:201x loop delay symmetry requirements for reliable high-speed operation. Its physical layer implementation ensures compatibility with CAN FD controllers while maintaining backward compatibility with classic CAN 1 Mbit/s networks.
Does the UJA1135HW/3V3Y include a boost converter capable of powering the full microcontroller?
No - the UJA1135HW/3V3Y integrates a low-current boost SMPS designed solely to maintain volatile microcontroller memory during battery dips down to 2 V. Unlike the UJA1131/1132 variants, it cannot sustain full MCU operation in Boost mode, making it optimized for cost and thermal efficiency in applications where memory retention suffices.
How many LIN transceivers does the UJA1135HW/3V3Y integrate?
The UJA1135HW/3V3Y integrates two fully compliant LIN transceivers (LIN 2.x and SAE J2602), supporting independent LIN bus connections for distributed peripherals. Both channels include integrated slave termination and optimized EMC emission shaping - confirmed in Table 1 and Section 2.5 of the official datasheet.
What is the purpose of the LIMP pin on the UJA1135HW/3V3Y?
The LIMP pin on the UJA1135HW/3V3Y is an open-drain output used to activate application-specific fail-safe hardware during critical system faults. Its behavior - static high-side drive, 100 Hz/10 % duty cycle, or 1.25 Hz/50 % duty cycle - is configured and stored in non-volatile memory, enabling deterministic limp-home responses without MCU intervention.
Is the UJA1135HW/3V3Y compatible with CAN partial networking and CAN FD-passive operation?
Yes - the UJA1135HW/3V3Y supports ISO 11898-6:2013–compliant CAN partial networking with CAN FD-passive functionality. This allows the device to remain in Sleep/Standby mode during CAN FD traffic without generating bus errors, making it ideal for mixed CAN/CAN FD networks where legacy nodes coexist with newer FD-capable ones.
UJA1135HW/3V3Y Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 48-TQFP Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Last Time Buy
- Applications:
- -
- Current - Supply:
- 2.8mA
- Voltage - Supply:
- 2V ~ 28V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-HTQFP (10x10)
UJA1135HW/3V3Y FAQ
1.How can I place an order for UJA1135HW/3V3Y through Aetrix?
Please submit a Request for Quotation (RFQ) for UJA1135HW/3V3Y on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UJA1135HW/3V3Y reliable?
The price and inventory of UJA1135HW/3V3Y are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UJA1135HW/3V3Y is usually 5 days.
3.What payment methods are accepted for UJA1135HW/3V3Y?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UJA1135HW/3V3Y transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UJA1135HW/3V3Y?
UJA1135HW/3V3Y orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UJA1135HW/3V3Y order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UJA1135HW/3V3Y?
For technical support, including UJA1135HW/3V3Y datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UJA1135HW/3V3Y requirements.
6.How does Aetrix verify that UJA1135HW/3V3Y is sourced from the original manufacturer or authorized distributors?
All UJA1135HW/3V3Y products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UJA1135HW/3V3Y meets industry standards.
7.What is the process for return or replacement of UJA1135HW/3V3Y?
All UJA1135HW/3V3Y units undergo pre-shipment inspection (PSI). If there is an issue with UJA1135HW/3V3Y, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UJA1135HW/3V3Y part is unused and in its original packaging.
Return procedure for UJA1135HW/3V3Y:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UJA1135HW/3V3Y Tags
-
TPS2511DGNR
Texas Instruments
-
UTC2000/MG
Microchip Technology
-
TUSB320HAIRWBR
Texas Instruments
-
TPS61252DSGR
Texas Instruments
-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments
-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments
-
STUSB1600AQTR
STMicroelectronics
-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments
-
TPS65150PWPR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
