My Inquiry
My Account
NXP Semiconductors UJA1136HW/5V0/S90Y
- Part No.:
- UJA1136HW/5V0/S90Y
- Manufacturer:
- NXP Semiconductors
- Category:
- Power Management - Specialized
- Package:
- -
- Datasheet:
-
UJA1136HW/5V0/S90Y.pdf
- Description:
- IC SBCS CAN HIGH SPEED 48HTQFP
- Quantity:
- Payment:
- Shipping:
Inventory:2,850
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UJA1136HW/5V0/S90Y from NXP Semiconductors is a buck/boost System Basis Chip (SBC) for automotive ECUs, integrating a 5 V/500 mA LDO (V1), dual LIN transceivers, ISO 11898-2/6-compliant HS-CAN transceiver supporting up to 2 Mbit/s CAN FD data fields, and a low-current boost SMPS for microcontroller memory retention down to 2 V battery supply. It features four configurable HVIOs, battery monitoring with 10-bit ADC, watchdog with window/timeout modes, and limp-home outputs for fail-safe operation in engine control modules.
For engineers reviewing the UJA1136HW/5V0/S90Y datasheet, UJA1136HW/5V0/S90Y pinout, UJA1136HW/5V0/S90Y application, or UJA1136HW/5V0/S90Y equivalent, this page delivers verified technical context, exact pin functions, real-world automotive use cases, and validated alternative parts for ECU power management, CAN/LIN interface, and fail-safe system design.
Technical Context
The UJA1136HW/5V0/S90Y implements a dual-mode switched-mode power supply (SMPS) that operates in automatic buck or boost mode using a single external coil - boost output current is limited and intended solely for volatile memory retention during battery dips to 2 V. Its CAN transceiver complies fully with ISO 11898-2:201x and ISO 11898-6:2013, enabling CAN FD passive partial networking without false wake-ups.
It integrates two LIN 2.x transceivers compliant with SAE J2602, a 10-bit battery voltage ADC with dual-channel sensing, and four high-voltage I/Os configurable as HS/LS drivers or wake-up inputs with open-load and short-circuit diagnostics. The SPI interface (16-/24-/32-bit) controls all configuration, including non-volatile settings for power-on behavior and limp-home timing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| V1 Output | 5 V ±2 %, 500 mA - powers microcontroller with undervoltage reset at selectable 60–90 % threshold |
| SMPS Mode | Buck/boost with automatic selection - boost supports microcontroller memory retention down to 2 V battery |
| CAN Data Rate | Up to 2 Mbit/s in CAN FD data field - meets ISO 11898-2:201x and ISO 11898-6:2013 for partial networking |
| LIN Channels | 2 × LIN 2.x transceivers - SAE J2602 compliant with integrated slave termination |
| HVIO Count | 4 configurable high-voltage I/Os - support HS/LS driving, wake-up input, or limp-home outputs (HVIO2–HVIO4) |
| Battery ADC | 10-bit resolution, ±300 mV accuracy at 20 V full scale - monitors BAT and BATSENSE channels continuously |
| Operating Temp | −40 °C to +150 °C - qualified for under-hood automotive environments per AEC-Q100 |
Pinout & Package
UJA1136HW/5V0/S90Y is housed in a 10 mm × 10 mm HTQFP48 package (SOT1181-2) with exposed die pad thermally connected to GND. Pin count is 48; pin 1 = BATV2, pin 48 = BOOTH2. The exposed pad must be soldered to PCB ground for thermal performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| BATV2 (1) | V2 regulator input | Supplies auxiliary 5 V/100 mA LDO (V2); enables protected sensor supply at VEXT |
| VEXT (2) | Sensor supply output | Protected 5 V output with short-to-battery/GND and loss-of-ground immunity |
| V1 (6) | Main MCU supply | 5 V ±2 %, 500 mA regulated output - active in Standby, off in Sleep mode |
| RSTN (12) | Reset I/O | Bidirectional reset pin referenced to V1; driven LOW during Overload/Reset modes |
| CANH (21)/CANL (22) | CAN bus interface | HS-CAN differential pair - floating when BAT is unpowered; supports CAN FD up to 2 Mbit/s |
| LIN1 (24)/LIN2 (25) | LIN bus interfaces | Dual LIN 2.x physical layers - compliant with SAE J2602 and downward compatible with LIN 1.3 |
| HVIO1–HVIO4 (34–37) | Configurable HV I/Os | Four pins individually set as HS/LS drivers or wake-up inputs; support limp-home signals (100 Hz/1.25 Hz) |
| LIMP (39) | Limp-home activation | Open-drain output activated during serious failure - triggers hardware-level fail-safe response |
Key Features
| Feature | Design Value |
|---|---|
| CAN FD Passive Partial Networking | Enables Sleep mode during CAN FD traffic without bus errors - ideal for mixed CAN/CAN FD networks |
| Boost SMPS for Memory Retention | Delivers regulated voltage to MCU memory during battery dips to 2 V - prevents data loss without external circuitry |
| Dual LIN Transceivers with Termination | Integrated LIN slave termination reduces BOM count and improves EMC - eliminates need for external resistors |
| Non-Volatile Configuration Storage | Stores power-on sequence, limp-home timing, and wake-up thresholds - enables application-specific fail-safe behavior |
| Four Limp-Home Outputs | HVIO2 (static), HVIO3 (100 Hz/10 %), HVIO4 (1.25 Hz/50 %) - provides graded hardware-level fault responses |
Applications
| Engine Control Unit (ECU) | Body Control Module (BCM) |
|---|---|
Use Scenario: Real-time engine management requiring robust power, CAN communication, and fail-safe shutdown under low-battery conditions. IC Role / Device Role / Timing Role: Central SBC providing regulated 5 V MCU supply, HS-CAN interface, dual LIN for sensors/actuators, and limp-home signaling during critical faults. Use Value: Maintains microcontroller memory via boost SMPS down to 2 V battery, ensuring no loss of calibration or fault logs during cranking. | Use Scenario: Distributed vehicle body electronics managing lighting, door locks, and climate via LIN sub-networks and centralized CAN backbone. IC Role / Device Role / Timing Role: Power and interface hub supplying MCU, driving LIN slaves, and enabling selective wake-up via CAN partial networking. Use Value: Dual LIN transceivers reduce component count; CAN FD passive mode cuts quiescent current by eliminating false wake-ups during CAN FD messaging. |
| Transmission Control Unit (TCU) | Advanced Driver Assistance Systems (ADAS) Gateway |
Use Scenario: High-reliability transmission control where voltage transients, temperature extremes, and functional safety are critical. IC Role / Device Role / Timing Role: Safety-critical SBC delivering ASIL-B capable power regulation, watchdog supervision, and diagnostic reporting via SPI. Use Value: On-chip watchdog with window/timeout modes and overtemperature shutdown meets ISO 26262 requirements for fault detection and mitigation. | Use Scenario: Aggregating CAN FD camera/radar data and routing to domain controller while maintaining low-power sleep states. IC Role / Device Role / Timing Role: Gateway SBC managing CAN FD fast-phase communication, partial network wake-up, and isolated sensor supply (VEXT). Use Value: VEXT's short-circuit and loss-of-ground protection ensures stable power to radar/LiDAR sensors even during wiring faults. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar System Basis Chip applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UJA1135HW/5V0 | Identical buck/boost SMPS, 4 HVIOs, dual LIN, same HTQFP48 package - differs only in non-volatile configuration defaults | No functional difference in hardware; configured via SPI/NVM for identical use cases | Select UJA1135HW/5V0 if legacy firmware expects default NVM settings matching UJA1135 family behavior |
| TLE9471-3ES | Single LIN channel, no CAN FD support, higher V1 current (600 mA), different pinout and SPI register map | Lacks CAN FD passive partial networking and dual LIN - suitable for simpler gateways without mixed CAN FD traffic | Choose TLE9471-3ES only when CAN FD networking is not required and higher V1 current is needed for larger MCUs |
Compared with UJA1136HW/5V0/S90Y, UJA1135HW/5V0 offers identical hardware functionality with variant-specific NVM defaults, while TLE9471-3ES trades CAN FD partial networking and dual LIN for higher V1 current and simplified architecture - making it viable only in non-CAN FD gateway designs.
Availability
UJA1136HW/5V0/S90Y is available at Aetrix Electronics and suitable for engine control units, body control modules, and transmission control units requiring stable component supply, automotive-grade reliability, and long-term lifecycle support.
Supply support for UJA1136HW/5V0/S90Y includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on automotive, industrial, and IoT applications, with deep expertise in secure connectivity and power management ICs.
The UJA113x product line delivers integrated System Basis Chips for automotive ECUs, designed to consolidate power regulation, CAN/LIN interface, diagnostics, and fail-safe control into a single AEC-Q100 qualified device.
FAQ
What is the primary function of the boost mode in UJA1136HW/5V0/S90Y?
The boost mode in UJA1136HW/5V0/S90Y is specifically designed to maintain power to microcontroller volatile memory during battery voltage dips down to 2 V. Unlike the UJA1131/UJA1132 variants, its boost stage has limited output current and is not intended to power the full MCU - only memory retention. This prevents data loss during engine cranking or load-dump events without requiring external boost circuitry.
Does UJA1136HW/5V0/S90Y support CAN FD partial networking with CAN FD-passive capability?
Yes, UJA1136HW/5V0/S90Y supports ISO 11898-6:2013 compliant CAN partial networking with CAN FD-passive functionality. This allows the device to remain in Sleep/Standby mode during CAN FD traffic without generating bus errors - essential for networks containing both classic CAN and CAN FD nodes. The feature is enabled via non-volatile configuration and requires no external components.
How many LIN transceivers does UJA1136HW/5V0/S90Y integrate, and what standards do they meet?
UJA1136HW/5V0/S90Y integrates two LIN transceivers compliant with LIN 2.x and SAE J2602 standards, with backward compatibility to LIN 1.3. Each includes integrated slave termination, eliminating external resistors, and features optimized curve shaping for improved EMC emission performance - reducing design complexity and board space in multi-sensor automotive subsystems.
What are the key differences between UJA1136HW/5V0/S90Y and UJA1131HW/5V0?
The core difference is SMPS boost capability: UJA1131HW/5V0 supports high-current boost for full MCU operation down to 2 V, while UJA1136HW/5V0/S90Y provides low-current boost solely for memory retention. Both share identical pinout, dual LIN, 4 HVIOs, and CAN FD passive networking. UJA1136HW/5V0/S90Y is optimized for cost-sensitive ECUs where full MCU boost is unnecessary.
Can UJA1136HW/5V0/S90Y operate in Sleep mode while maintaining CAN bus wake-up capability?
Yes, UJA1136HW/5V0/S90Y supports full wake-up capability from Sleep mode via CAN, LIN, or HVIO pins - with wake-up source identification reported via SPI. In Sleep mode, V1 is disabled to minimize current draw, but the CAN transceiver remains active in partial networking mode and can detect valid wake frames, including CAN FD-passive filtered traffic, ensuring rapid and deterministic system recovery.
UJA1136HW/5V0/S90Y Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- *
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- -
- Current - Supply:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
UJA1136HW/5V0/S90Y FAQ
1.How can I place an order for UJA1136HW/5V0/S90Y through Aetrix?
Please submit a Request for Quotation (RFQ) for UJA1136HW/5V0/S90Y on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UJA1136HW/5V0/S90Y reliable?
The price and inventory of UJA1136HW/5V0/S90Y are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UJA1136HW/5V0/S90Y is usually 5 days.
3.What payment methods are accepted for UJA1136HW/5V0/S90Y?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UJA1136HW/5V0/S90Y transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UJA1136HW/5V0/S90Y?
UJA1136HW/5V0/S90Y orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UJA1136HW/5V0/S90Y order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UJA1136HW/5V0/S90Y?
For technical support, including UJA1136HW/5V0/S90Y datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UJA1136HW/5V0/S90Y requirements.
6.How does Aetrix verify that UJA1136HW/5V0/S90Y is sourced from the original manufacturer or authorized distributors?
All UJA1136HW/5V0/S90Y products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UJA1136HW/5V0/S90Y meets industry standards.
7.What is the process for return or replacement of UJA1136HW/5V0/S90Y?
All UJA1136HW/5V0/S90Y units undergo pre-shipment inspection (PSI). If there is an issue with UJA1136HW/5V0/S90Y, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UJA1136HW/5V0/S90Y part is unused and in its original packaging.
Return procedure for UJA1136HW/5V0/S90Y:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UJA1136HW/5V0/S90Y Tags
-
TPS2511DGNR
Texas Instruments
-
UTC2000/MG
Microchip Technology
-
TUSB320HAIRWBR
Texas Instruments
-
TPS61252DSGR
Texas Instruments
-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments
-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments
-
STUSB1600AQTR
STMicroelectronics
-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments
-
TPS65150PWPR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
