My Inquiry
My Account
Vishay General Semiconductor - Diodes Division VGSOT04C-G3-08
- Part No.:
- VGSOT04C-G3-08
- Manufacturer:
- Vishay General Semiconductor - Diodes Division
- Category:
- TVS Diodes
- Package:
- TO-236-3, SC-59, SOT-23-3
- Datasheet:
-
VGSOT04C-G3-08.pdf
- Description:
- TVS DIODE 4VWM 14.3VC SOT23-3
- Quantity:
- Payment:
- Shipping:
Inventory:5,142
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
VGSOT04C-G3-08 from Vishay Semiconductors is a two-line unidirectional ESD protection diode in SOT-23 package, featuring common-anode dual-channel configuration, 4 V reverse stand-off voltage (VRWM), ±30 kV IEC 61000-4-2 ESD immunity, and 540 W peak pulse power (8/20 μs). It protects high-speed data lines such as USB 2.0 and HDMI interfaces against electrostatic discharge.
For engineers reviewing the VGSOT04C-G3-08 datasheet, VGSOT04C-G3-08 pinout, VGSOT04C-G3-08 application, or VGSOT04C-G3-08 equivalent, this page delivers verified electrical parameters, BiAs-mode and BiSy-mode operational context, SOT-23 terminal mapping, AEC-Q101 qualification status, and real-world ESD protection use cases for automotive infotainment and industrial I/O systems.
Technical Context
The VGSOT04C-G3-08 implements BiAs-MODE (Bidirectional Asymmetrical) protection: pins 1 and 2 connect to protected signal lines, pin 3 to ground, enabling independent clamping of positive transients (via reverse breakdown) and negative transients (via forward conduction) with distinct VC levels. Its dual-diode common-anode topology supports simultaneous protection of two data lines without cross-talk.
In BiSy-MODE (single-line bidirectional symmetrical operation), pins 1 and 2 form a bipolar pair with pin 3 left floating, delivering matched ± clamping using series-connected diode paths - one in forward bias, the other in reverse breakdown - achieving symmetric VC characteristics up to 15.7 V at 40 A (8/20 μs).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Device Type | Two-line unidirectional ESD protection diode, common-anode dual-channel |
| VRWM | 4 V - maximum continuous reverse voltage before leakage exceeds 20 μA; sets safe operating margin for 3.3 V logic interfaces |
| VBR (min) | 5 V - guaranteed reverse breakdown at 1 mA; ensures reliable turn-on during ESD events above system rail |
| VC @ IPPM | 10.3 V (max) at 40 A, 8/20 μs - clamping voltage limiting transient energy delivered to downstream ICs |
| PPPM (8/20 μs) | 540 W - peak pulse power handling capacity; sustains IEC 61000-4-5 surge compliance |
| ESD Immunity | ±30 kV contact/air per IEC 61000-4-2 and ISO 10605 - meets highest industrial and automotive ESD robustness requirements |
| Capacitance (CD) | 360 pF (typ) at 0 V, 1 MHz - low enough for USB 2.0 (480 Mbps) signal integrity preservation |
Pinout & Package
SOT-23 package (JEDEC TO-236AB), 3-pin, green molding compound, MSL level 1, 9.2 mg weight, UL 94 V-0 flammability rating.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1 | Anode of Diode 1 | Connects to first protected signal line (L1); forms common-anode node with Pin 2 |
| Pin 2 | Anode of Diode 2 | Connects to second protected signal line (L2); shares cathode path via Pin 3 |
| Pin 3 | Common Cathode | Ground reference for both protection paths; must be low-inductance connection to system GND |
Key Features
| Feature | Design Value |
|---|---|
| BiAs-MODE dual-line protection | Enables simultaneous, independent ESD suppression on two data lines (e.g., USB D+/D−) with shared ground return |
| BiSy-MODE single-line operation | Supports bidirectional symmetrical clamping on one line (e.g., RS-485) by floating Pin 3 and using Pins 1–2 as differential pair |
| AEC-Q101 qualified | Validated for automotive applications including infotainment and body electronics under stress conditions up to TJ = 150 °C |
| e3 Sn termination | RoHS-compliant matte tin plating ensures solderability, wire-bond compatibility, and long-term intermetallic stability |
| MSL Level 1 | Unlimited floor life at ≤30 °C/60% RH; eliminates bake requirements prior to reflow assembly |
Applications
| USB 2.0 Interface Protection | HDMI Data Lane Protection |
|---|---|
Use Scenario: Protecting D+ and D− lines of USB 2.0 ports in automotive head units against ESD events during cable insertion. IC Role / Device Role / Timing Role: Dual-channel unidirectional ESD clamp placed directly at connector, with Pin 3 grounded to chassis. Use Value: Limits clamping voltage to ≤10.3 V at 40 A, preventing damage to USB transceivers while maintaining signal integrity via 360 pF capacitance. |
Use Scenario: Safeguarding TMDS data channels in HDMI 1.4 receivers used in industrial displays exposed to field ESD. IC Role / Device Role / Timing Role: Common-anode dual-diode deployed per differential pair (e.g., Data0+ and Data0−), referenced to clean digital ground. Use Value: Delivers ±30 kV ESD immunity without degrading 165 MHz pixel clock timing due to low 360 pF channel-to-ground capacitance. |
| Automotive CAN FD Transceiver Protection | Industrial RS-485 Bus Line Protection |
Use Scenario: Adding secondary ESD hardening to CAN FD physical layer in ADAS domain controllers where primary protection resides upstream. IC Role / Device Role / Timing Role: BiAs-MODE configured across CANH/CANL lines with Pin 3 tied to isolated CAN ground plane. Use Value: Withstands 40 A surge current (8/20 μs) and clamps transients to ≤10.3 V, preserving CAN FD bit timing integrity up to 5 Mbps. |
Use Scenario: Protecting RS-485 half-duplex bus nodes in factory automation PLCs subject to frequent operator-handling ESD. IC Role / Device Role / Timing Role: BiSy-MODE operation between A and B terminals (Pins 1–2), Pin 3 left unconnected for symmetrical ± clamping. Use Value: Achieves matched 15.7 V clamping at 40 A in both polarities, ensuring fail-safe bus operation without polarity-dependent voltage overshoot. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SMA6J4.5A | Single-line unidirectional TVS; 4.5 V VRWM; 600 W PPPM; DO-214AC package | Lacks dual-channel integration; requires two devices for two-line protection; higher parasitic inductance | Select when board space allows discrete placement and cost sensitivity outweighs layout simplification |
| TPD2E001DRYR | Two-line unidirectional ESD array; 5 V VRWM; 200 W PPPM; 3-pin X2SON package; integrated 10 pF CD | Lower power rating; optimized for ultra-high-speed interfaces (e.g., USB 3.0); not AEC-Q101 qualified | Prefer for consumer-grade high-speed designs where 540 W surge margin is unnecessary and <10 pF capacitance is critical |
Compared with SMA6J4.5A and TPD2E001DRYR, the VGSOT04C-G3-08 uniquely combines dual-line integration, 540 W surge capability, AEC-Q101 qualification, and SOT-23 manufacturability - making it optimal for space-constrained automotive and industrial two-signal-line protection where reliability and surge margin are prioritized over ultra-low capacitance.
Availability
VGSOT04C-G3-08 is available at Aetrix Electronics and suitable for automotive infotainment systems, industrial I/O modules, and USB/HDMI interface designs requiring stable component supply, AEC-Q101 compliance, and high-energy ESD resilience.
Supply support for VGSOT04C-G3-08 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Semiconductors is a global leader in discrete semiconductors, specializing in high-reliability diodes, MOSFETs, optoelectronics, and protection devices engineered for automotive, industrial, and computing applications.
The VGSOTxxC family was designed specifically for compact, high-efficiency ESD protection of high-speed data lines in harsh environments - emphasizing dual-channel integration, AEC-Q101 qualification, and flexible BiAs/BiSy operational modes.
FAQ
What is the maximum reverse working voltage (VRWM) of the VGSOT04C-G3-08?
The VGSOT04C-G3-08 has a maximum reverse working voltage (VRWM) of 4 V, specified at IR ≤ 20 μA. This value defines the highest continuous DC or peak AC voltage the device can withstand in reverse bias without significant leakage, making it suitable for protecting 3.3 V logic interfaces such as USB 2.0 and I²C buses. The VRWM is confirmed in the "ELECTRICAL CHARACTERISTICS VGSOT04C" table on page 6 of Vishay document 86325.
Does the VGSOT04C-G3-08 support bidirectional ESD protection?
Yes, the VGSOT04C-G3-08 supports bidirectional protection in two distinct modes: BiAs-MODE (Bidirectional Asymmetrical) with pins 1 and 2 connected to signal lines and pin 3 grounded - delivering different clamping voltages for positive and negative transients - and BiSy-MODE (Bidirectional Symmetrical) with pin 3 left unconnected and pins 1–2 used as a differential pair - providing matched clamping in both polarities. Both configurations are documented in Figures 20358 and 20361 of the datasheet.
Is the VGSOT04C-G3-08 qualified to AEC-Q101 standards?
Yes, the VGSOT04C-G3-08 is AEC-Q101 qualified, as explicitly stated in the "FEATURES" section (page 1) and "PACKAGE DATA" table (page 2) of Vishay document 86325. This qualification covers stress tests including HTGB, AC-H3TRB, TC, and mechanical shock, validating its suitability for automotive applications such as infotainment, body control, and ADAS subsystems operating from −55 °C to +150 °C junction temperature.
What is the clamping voltage of the VGSOT04C-G3-08 at 40 A (8/20 μs)?
The maximum clamping voltage (VC) of the VGSOT04C-G3-08 at 40 A, 8/20 μs is 13.5 V, as specified in the "ELECTRICAL CHARACTERISTICS VGSOT04C" table (page 6, "Reverse clamping voltage" row). This value represents the peak voltage seen across the device during worst-case surge conditions and directly determines the voltage stress imposed on downstream ICs - critical for ensuring transceiver survival in IEC 61000-4-5 compliant designs.
Can the VGSOT04C-G3-08 be used to protect high-speed interfaces like USB 2.0 without signal degradation?
Yes, the VGSOT04C-G3-08 is suitable for USB 2.0 protection: its typical capacitance is 360 pF at 0 V (1 MHz), which remains within acceptable limits for full-speed (12 Mbps) and high-speed (480 Mbps) operation when placed close to the connector with controlled trace impedance. The device's low forward voltage (VF ≤ 1.2 V at 1 A) and asymmetrical clamping behavior further minimize distortion on differential data pairs, as validated in Vishay's application guidance for data-line ESD protection.
VGSOT04C-G3-08 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay General Semiconductor - Diodes Division
- Package/Case:
- TO-236-3, SC-59, SOT-23-3
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- 2
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 4V (Max)
- Voltage - Breakdown (Min):
- 5V
- Voltage - Clamping (Max) @ Ipp:
- 13.5V
- Current - Peak Pulse (10/1000µs):
- 40A (8/20µs)
- Power - Peak Pulse:
- 540W
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- 360pF @ 1MHz
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-3
VGSOT04C-G3-08 FAQ
1.How can I place an order for VGSOT04C-G3-08 through Aetrix?
Please submit a Request for Quotation (RFQ) for VGSOT04C-G3-08 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for VGSOT04C-G3-08 reliable?
The price and inventory of VGSOT04C-G3-08 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for VGSOT04C-G3-08 is usually 5 days.
3.What payment methods are accepted for VGSOT04C-G3-08?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for VGSOT04C-G3-08 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for VGSOT04C-G3-08?
VGSOT04C-G3-08 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your VGSOT04C-G3-08 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for VGSOT04C-G3-08?
For technical support, including VGSOT04C-G3-08 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your VGSOT04C-G3-08 requirements.
6.How does Aetrix verify that VGSOT04C-G3-08 is sourced from the original manufacturer or authorized distributors?
All VGSOT04C-G3-08 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that VGSOT04C-G3-08 meets industry standards.
7.What is the process for return or replacement of VGSOT04C-G3-08?
All VGSOT04C-G3-08 units undergo pre-shipment inspection (PSI). If there is an issue with VGSOT04C-G3-08, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The VGSOT04C-G3-08 part is unused and in its original packaging.
Return procedure for VGSOT04C-G3-08:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
VGSOT04C-G3-08 Tags
-
ESD9B5.0ST5G
onsemi
-
DESD3V3E1BL-7B
Diodes Incorporated
-
ESD5Z3.3T1G
onsemi
-
D5V0H1B2LP-7B
Diodes Incorporated
-
D5V0P1B2LP-7B
Diodes Incorporated
-
DESD5V0U1BA-7
Diodes Incorporated
-
ESD5Z5.0T1G
onsemi
-
DESD5V0U1BB-7
Diodes Incorporated
-
D12V0L1B2LP-7B
Diodes Incorporated
-
PESD2V0Y1BSFYL
Nexperia USA Inc.
-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage
-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
