My Inquiry
My Account
Vishay General Semiconductor - Diodes Division VGSOT04C-G3-18
- Part No.:
- VGSOT04C-G3-18
- Manufacturer:
- Vishay General Semiconductor - Diodes Division
- Category:
- TVS Diodes
- Package:
- TO-236-3, SC-59, SOT-23-3
- Datasheet:
-
VGSOT04C-G3-18.pdf
- Description:
- TVS DIODE 4VWM 14.3VC SOT23
- Quantity:
- Payment:
- Shipping:
Inventory:4,350
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
VGSOT04C-G3-18 from Vishay Semiconductors is a two-line unidirectional ESD protection diode in SOT-23 package with common-anode configuration, 4 V reverse stand-off voltage (VRWM), ±30 kV IEC 61000-4-2 ESD immunity, and 540 W peak pulse power (8/20 μs), deployed for USB 2.0 data line protection in industrial human-machine interfaces.
For engineers reviewing the VGSOT04C-G3-18 datasheet, VGSOT04C-G3-18 pinout, VGSOT04C-G3-18 application, or VGSOT04C-G3-18 equivalent, this page delivers verified electrical specs, BiAs/BiSy dual-mode operation details, SOT-23 terminal mapping, real-world use cases in automotive infotainment and medical sensors, and validated alternative parts with documented clamping and capacitance trade-offs.
Technical Context
The VGSOT04C-G3-18 implements a dual-channel, common-anode ESD protection structure enabling both BiAs-mode (two-line asymmetric clamping) and BiSy-mode (single-line symmetric clamping). In BiAs-mode, pins 1 and 2 connect to protected signal lines while pin 3 is grounded, delivering distinct forward (1.0–4.2 V) and reverse (6.5–13.5 V) clamping voltages at rated surge current.
In BiSy-mode, pin 3 is left unconnected and pins 1–2 form a bidirectional path with matched ±7.5–18.8 V clamping at 40 A, leveraging series-connected internal diodes. Its 360–450 pF capacitance at 0 V bias supports high-speed interfaces up to 480 Mbps while maintaining <1 μA leakage at 4 V reverse bias.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Device Type | Two-line unidirectional ESD protection diode, common-anode configuration |
| VRWM | 4 V - maximum continuous reverse working voltage before leakage exceeds 20 μA |
| VBR (min) | 5 V - guaranteed breakdown starts at ≥5 V (1 mA test), enabling robust overvoltage margin |
| VC @ 40 A (8/20 μs) | 10.3–13.5 V - clamping voltage during full-rated surge, limiting downstream IC stress |
| CD @ 0 V / 1 MHz | 360–450 pF - signal-line capacitance affecting USB 2.0 eye diagram integrity |
| ESD Immunity | ±30 kV contact/air discharge per IEC 61000-4-2 and ISO 10605 - meets Level 4 system-level ESD requirements |
| Package | SOT-23 - industry-standard 3-pin surface-mount footprint with MSL level 1 handling |
Pinout & Package
SOT-23 package: 3-pin, gull-wing leads, 9.2 mg weight, UL 94 V-0 molding compound, peak reflow ≤260 °C.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1 | Anode of Channel 1 | Connects to first protected signal line (e.g., USB D+); conducts transient current to ground in reverse surge |
| Pin 2 | Anode of Channel 2 | Connects to second protected signal line (e.g., USB D−); shares common cathode (Pin 3) for compact layout |
| Pin 3 | Common Cathode | Must be connected to system ground; provides low-inductance return path for both channels' ESD current |
Key Features
| Feature | Design Value |
|---|---|
| BiAs-mode dual-line protection | Enables simultaneous safeguarding of differential pairs (e.g., RS-485, CAN FD) with independent clamping paths and shared ground |
| BiSy-mode single-line operation | Supports bidirectional protection of single-ended lines (e.g., GPIO, UART) by floating Pin 3 and using Pins 1–2 as symmetrical clamp |
| AEC-Q101 qualified option | Available in AEC-Q101-compliant variant (e.g., VGSOT04C-HG3-18) for automotive under-hood and infotainment applications |
| e3 Sn terminations | Lead (Pb)-free, RoHS-compliant matte tin plating ensures solderability and long-term reliability in automated assembly |
| MSL level 1 rating | Unlimited floor life at ≤30 °C/60% RH - eliminates bake requirements and simplifies SMT line logistics |
Applications
| USB 2.0 Interface Protection | Automotive Infotainment Data Lines |
|---|---|
Use Scenario: Protecting D+/D− differential pair in USB 2.0 host/device ports against ESD events during cable insertion or user contact. IC Role / Device Role / Timing Role: Two-line unidirectional clamp placed directly at connector, with Pin 3 grounded to chassis to shunt transients before reaching USB transceiver. Use Value: 360–450 pF capacitance preserves signal integrity up to 480 Mbps; ±30 kV immunity exceeds IEC 61000-4-2 Level 4 requirement. |
Use Scenario: Safeguarding LVDS or FPD-Link II video/data lines between head unit and display in automotive dashboards. IC Role / Device Role / Timing Role: Dual-channel ESD suppressor mounted at display connector, using BiAs-mode to protect both data lanes with shared ground return. Use Value: 40 A peak pulse current (8/20 μs) handles high-energy transients in 12 V vehicle systems; AEC-Q101 qualification ensures operation from −40 °C to +125 °C junction. |
| Medical Sensor Signal Conditioning | Industrial HMI Touch Controller Interface |
Use Scenario: Shielding analog front-end inputs of patient monitoring devices (e.g., ECG, SpO₂) from electrostatic discharge during clinical handling. IC Role / Device Role / Timing Role: Low-leakage (≤20 μA at 4 V) clamp placed at sensor connector, operating in BiAs-mode to avoid DC path disruption to precision amplifiers. Use Value: 1.0–1.2 V forward voltage minimizes offset error in signal chain; 150 °C max junction temperature supports sterilization cycles. |
Use Scenario: Protecting I²C or SPI bus lines connecting microcontroller to resistive/capacitive touch overlay in factory HMIs. IC Role / Device Role / Timing Role: Common-anode dual-diode used in BiSy-mode (Pin 3 open) to provide symmetrical clamping on bidirectional clock/data lines. Use Value: 7.5–9.0 V clamping at 1 A enables safe operation with 3.3 V logic; 44 W 10/1000 μs rating absorbs sustained surges from relay switching noise. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ESD9X5.0ST5G | Single-line, 5.0 V VRWM, 150 pF capacitance, 30 kV ESD rating, SOD-523 package | Lower capacitance suits >1 Gbps interfaces but lacks dual-line integration; requires two devices for differential pair | Select when minimizing board space for single-ended lines is critical and dual-channel consolidation is unnecessary |
| TPD2E001DRYR | Two-line, 5.5 V VRWM, 12 pF capacitance, ±8 kV contact ESD, SOT-553 package | Ultra-low capacitance targets USB 3.0/PCIe, but lower ESD rating (vs. ±30 kV) and no AEC-Q101 option | Prefer for high-speed serial links where sub-15 pF CD is mandatory, accepting reduced ESD robustness |
Compared with VGSOT04C-G3-18, ES9X5.0ST5G offers lower capacitance but requires duplication for differential protection, while TPD2E001DRYR achieves superior bandwidth at the cost of ESD immunity and automotive qualification - making VGSOT04C-G3-18 optimal for cost-sensitive, high-reliability USB 2.0 and automotive data lines.
Availability
VGSOT04C-G3-18 is available at Aetrix Electronics and suitable for USB 2.0 interface protection, automotive infotainment data lines, and medical sensor signal conditioning requiring stable component supply across production lifecycles.
Supply support for VGSOT04C-G3-18 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Intertechnology is a global manufacturer of discrete semiconductors and passive components, specializing in high-reliability protection, sensing, and power solutions.
The VGSOTxxC family is designed for robust board-level ESD suppression in high-volume consumer, automotive, and industrial electronics, emphasizing dual-mode flexibility and AEC-Q101 compliance.
FAQ
What is the maximum reverse working voltage (VRWM) of the VGSOT04C-G3-18?
The VGSOT04C-G3-18 has a maximum reverse working voltage (VRWM) of 4 V, specified at IR ≤ 20 μA. This value defines the highest continuous DC or peak AC voltage the device can withstand in reverse bias without significant leakage, making it suitable for 3.3 V digital interfaces such as USB 2.0 and I²C where rail margin is tight. The 4 V VRWM aligns with the 5 V typical breakdown voltage (VBR) to ensure reliable standoff during normal operation.
How does the VGSOT04C-G3-18 support both differential and single-ended signal protection?
The VGSOT04C-G3-18 supports differential protection via BiAs-mode (pins 1 and 2 to signal lines, pin 3 grounded), delivering asymmetric clamping optimized for data pairs. For single-ended lines, it operates in BiSy-mode (pin 3 unconnected, pins 1–2 forming a bidirectional path), providing symmetrical ±7.5–18.8 V clamping. This dual-mode capability eliminates the need for separate part numbers and reduces BOM complexity in mixed-signal designs.
What is the clamping voltage of the VGSOT04C-G3-18 under full-rated ESD surge conditions?
Under an 8/20 μs peak pulse current of 40 A - its maximum rated IPPM - the VGSOT04C-G3-18 clamps to 10.3–13.5 V in reverse direction (pin-to-ground). This clamping voltage limits stress on downstream ICs such as USB transceivers or microcontroller I/Os. Forward clamping remains ≤4.2 V at the same current, ensuring low-voltage overshoot during negative transients.
Is the VGSOT04C-G3-18 suitable for automotive applications?
Yes - the VGSOT04C-G3-18 is available in an AEC-Q101-qualified version (e.g., VGSOT04C-HG3-18) and operates across −55 °C to +150 °C junction temperature. Its ±30 kV ESD immunity, 44 W 10/1000 μs surge rating, and SOT-23 MSL level 1 packaging meet stringent automotive environmental and reliability requirements for infotainment, body control, and ADAS subsystems.
What is the typical capacitance of the VGSOT04C-G3-18 and how does it affect high-speed signals?
The VGSOT04C-G3-18 exhibits 360–450 pF capacitance at 0 V reverse bias and 1 MHz, dropping to ~225 pF at 2 V bias. This capacitance is optimized for USB 2.0 (480 Mbps), where it maintains acceptable signal rise/fall times and eye opening. For higher-speed interfaces like USB 3.0, lower-capacitance alternatives (e.g., TPD2E001DRYR at 12 pF) are recommended, but VGSOT04C-G3-18 remains ideal for cost-sensitive, robust 480 Mbps designs.
VGSOT04C-G3-18 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay General Semiconductor - Diodes Division
- Package/Case:
- TO-236-3, SC-59, SOT-23-3
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- 2
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 4V (Max)
- Voltage - Breakdown (Min):
- 5V
- Voltage - Clamping (Max) @ Ipp:
- 13.5V
- Current - Peak Pulse (10/1000µs):
- 40A (8/20µs)
- Power - Peak Pulse:
- 540W
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- 360pF @ 1MHz
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-3
VGSOT04C-G3-18 FAQ
1.How can I place an order for VGSOT04C-G3-18 through Aetrix?
Please submit a Request for Quotation (RFQ) for VGSOT04C-G3-18 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for VGSOT04C-G3-18 reliable?
The price and inventory of VGSOT04C-G3-18 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for VGSOT04C-G3-18 is usually 5 days.
3.What payment methods are accepted for VGSOT04C-G3-18?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for VGSOT04C-G3-18 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for VGSOT04C-G3-18?
VGSOT04C-G3-18 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your VGSOT04C-G3-18 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for VGSOT04C-G3-18?
For technical support, including VGSOT04C-G3-18 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your VGSOT04C-G3-18 requirements.
6.How does Aetrix verify that VGSOT04C-G3-18 is sourced from the original manufacturer or authorized distributors?
All VGSOT04C-G3-18 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that VGSOT04C-G3-18 meets industry standards.
7.What is the process for return or replacement of VGSOT04C-G3-18?
All VGSOT04C-G3-18 units undergo pre-shipment inspection (PSI). If there is an issue with VGSOT04C-G3-18, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The VGSOT04C-G3-18 part is unused and in its original packaging.
Return procedure for VGSOT04C-G3-18:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
VGSOT04C-G3-18 Tags
-
ESD9B5.0ST5G
onsemi
-
DESD3V3E1BL-7B
Diodes Incorporated
-
ESD5Z3.3T1G
onsemi
-
D5V0H1B2LP-7B
Diodes Incorporated
-
D5V0P1B2LP-7B
Diodes Incorporated
-
DESD5V0U1BA-7
Diodes Incorporated
-
ESD5Z5.0T1G
onsemi
-
DESD5V0U1BB-7
Diodes Incorporated
-
D12V0L1B2LP-7B
Diodes Incorporated
-
PESD2V0Y1BSFYL
Nexperia USA Inc.
-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage
-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
