My Inquiry
My Account
Vishay General Semiconductor - Diodes Division VGSOT12-G3-18
- Part No.:
- VGSOT12-G3-18
- Manufacturer:
- Vishay General Semiconductor - Diodes Division
- Category:
- TVS Diodes
- Package:
- TO-236-3, SC-59, SOT-23-3
- Datasheet:
-
VGSOT12-G3-18.pdf
- Description:
- TVS DIODE 12VWM 26VC SOT23
- Quantity:
- Payment:
- Shipping:
Inventory:7,219
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
VGSOT12-G3-18 from Vishay Semiconductors is a unidirectional single-line ESD protection diode in SOT-23 package, designed for high-reliability data line protection with 12 V reverse stand-off voltage (VRWM), ±30 kV IEC 61000-4-2 ESD immunity, and 480 W peak pulse power (8/20 μs). It serves as a transient voltage suppressor in USB 2.0, HDMI, and industrial sensor interfaces.
For engineers reviewing the VGSOT12-G3-18 datasheet, VGSOT12-G3-18 pinout, VGSOT12-G3-18 application, or VGSOT12-G3-18 equivalent, this page delivers verified electrical specs, BiAs-mode clamping behavior, SOT-23 terminal mapping, and AEC-Q101-qualified alternatives for automotive-grade signal line hardening.
Technical Context
The VGSOT12-G3-18 implements Bidirectional Asymmetrical (BiAs) protection mode: pin 1 grounded, pin 3 connected to protected line. During positive transients, it conducts above 13.5 V breakdown (VBR), clamping at ≤26 V (IPPM = 18.5 A); during negative transients, it forward-clamps near ground with VF ≤2.5 V at full surge current.
Its 115–150 pF capacitance at 0 V reverse bias and <54 pF at 6 V enables low-distortion protection of 480 Mbps USB 2.0 signals. The device meets AEC-Q101 stress requirements and operates from −55 °C to +150 °C junction temperature.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VRWM | 12 V - maximum continuous working voltage before conduction begins; sets upper limit for protected signal swing. |
| VBR (min/typ/max) | 13.5 / 15 / 16.5 V - reverse breakdown threshold at 1 mA; defines onset of clamping for overvoltage events. |
| VC @ IPPM | ≤26 V - clamping voltage under 18.5 A 8/20 μs surge; determines worst-case voltage seen by downstream IC. |
| Capacitance @ 0 V | 115–150 pF - signal line loading at DC bias; impacts high-speed integrity in USB/HDMI applications. |
| ESD immunity | ±30 kV contact/air - validated per IEC 61000-4-2 and ISO 10605; exceeds Level 4 system-level ESD requirements. |
| PPPM (8/20 μs) | 480 W - peak pulse power handling; supports robust protection against lightning-induced surges per IEC 61000-4-5. |
| TJ max. | +150 °C - maximum junction temperature; enables operation in under-hood automotive and industrial environments. |
Pinout & Package
SOT-23 package: 3-pin surface-mount plastic case, 2.9 mm × 1.3 mm footprint, 0.95 mm height, MSL level 1, lead (Pb)-free e3 Sn terminations.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Ground (Anode common) | Primary return path for ESD current; must be connected to low-impedance system ground plane. |
| 2 | No connection (NC) | Internal die pad; electrically isolated and thermally inactive; no PCB trace required. |
| 3 | Protected line (Cathode) | Input for signal/data line; clamps transients to ground via BiAs-mode conduction when voltage exceeds VRWM. |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional Asymmetrical (BiAs) clamping | Enables low forward-voltage (≤2.5 V) negative transient suppression and controlled reverse clamping (≤26 V) without external biasing. |
| AEC-Q101 qualified | Validated for automotive electronics per stress test conditions including HTGB, HTRB, and temperature cycling. |
| e3 Sn terminations | Lead-free matte tin plating compliant with RoHS and JEDEC J-STD-020; supports Pb-free reflow up to 260 °C peak. |
| Low leakage at VRWM | IR ≤1 μA at 12 V reverse bias ensures minimal signal distortion and power loss in always-on interfaces. |
| MSL level 1 rating | Unlimited floor life at ≤30 °C/60% RH; eliminates bake requirements prior to assembly. |
Applications
| USB 2.0 Data Lines | HDMI TMDS Channels |
|---|---|
Use Scenario: Protecting D+ and D− lines in portable USB peripherals against ESD events during hot-plug insertion. IC Role / Device Role / Timing Role: Standalone unidirectional TVS diode placed directly at connector, shunting transients before reaching USB transceiver. Use Value: 115–150 pF capacitance preserves 480 Mbps eye diagram integrity while delivering ±30 kV contact discharge immunity. | Use Scenario: Shielding TMDS clock and data pairs in set-top boxes and AV receivers from user-handling ESD. IC Role / Device Role / Timing Role: Point-of-entry protection on PCB edge connectors, operating in BiAs mode to clamp both polarity transients. Use Value: 12 V VRWM matches HDMI 1.4/2.0 common-mode voltage range; ≤26 V VC prevents receiver input damage during surge events. |
| Automotive Sensor Interfaces | Industrial RS-485 Transceivers |
Use Scenario: Safeguarding LIN bus or analog sensor outputs in engine control modules exposed to under-hood ESD. IC Role / Device Role / Timing Role: Single-line protector on signal path between sensor and microcontroller ADC input. Use Value: AEC-Q101 qualification and −55 °C to +150 °C operation ensure reliability across automotive thermal cycles. | Use Scenario: Hardening RS-485 differential pair inputs in factory automation gateways subjected to field ESD and induced surges. IC Role / Device Role / Timing Role: Discrete unidirectional TVS on each A/B line, referenced to local ground with low-inductance layout. Use Value: 480 W PPPM (8/20 μs) withstands repetitive 1 kV surge tests per IEC 61000-4-5; 1 μA IR avoids bias current errors in precision receivers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SMAJ12A | Higher 13.3 V VBR min, 500 W PPPM, DO-214AC package (larger footprint, higher inductance). | Designed for board-level surge (IEC 61000-4-5), not optimized for high-speed signal lines. | Select when PCB space allows larger package and signal bandwidth is ≤10 MHz. |
| TPD2E001DRYR | 2-channel bidirectional array, 15 pF @ 0 V, 12 V VRWM, same SOT-23-6 package but different pinout. | Targets dual-line interfaces (e.g., I²C); lacks BiAs asymmetry and AEC-Q101 qualification. | Select only for non-automotive dual-signal protection where ultra-low capacitance is critical. |
Compared with SMAJ12A and TPD2E001DRYR, VGSOT12-G3-18 uniquely combines AEC-Q101 qualification, BiAs clamping, SOT-23 size, and 115–150 pF capacitance-making it optimal for automotive and high-speed single-line ESD hardening where layout area and signal fidelity are constrained.
Availability
VGSOT12-G3-18 is available at Aetrix Electronics and suitable for USB 2.0 interface protection, automotive LIN bus hardening, and industrial RS-485 transceiver safeguarding requiring stable component supply and long-term lifecycle support.
Supply support for VGSOT12-G3-18 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Semiconductors is a global leader in discrete semiconductors, specializing in high-reliability diodes, MOSFETs, optoelectronics, and passive components for automotive, industrial, and computing markets.
The VGSOTxx family was engineered specifically for high-speed data line ESD protection, emphasizing low capacitance, asymmetrical clamping, and AEC-Q101 compliance for automotive infotainment and ADAS subsystems.
FAQ
What is the maximum clamping voltage of VGSOT12-G3-18 under full-rated surge current?
The VGSOT12-G3-18 exhibits a maximum reverse clamping voltage (VC) of 26 V when subjected to its peak pulse current of 18.5 A (8/20 μs waveform), as specified in the Absolute Maximum Ratings table. This value ensures downstream ICs see limited overvoltage during worst-case ESD or surge events. The VGSOT12-G3-18 maintains this performance across its full operating temperature range.
Does VGSOT12-G3-18 support bidirectional ESD protection despite being labeled unidirectional?
Yes - VGSOT12-G3-18 implements Bidirectional Asymmetrical (BiAs) protection: it clamps positive transients above VRWM in reverse breakdown and negative transients near ground via forward conduction. This dual-mode behavior is intrinsic to its internal structure and explicitly documented in the BiAs-MODE section of the datasheet. The VGSOT12-G3-18 achieves ±30 kV immunity in both polarities without external circuitry.
Is VGSOT12-G3-18 qualified for automotive applications?
Yes, VGSOT12-G3-18 is AEC-Q101 qualified, having passed stress tests including high-temperature reverse bias (HTRB), high-temperature gate bias (HTGB), and temperature cycling. Its −55 °C to +150 °C operating junction temperature range and green molding compound (UL 94 V-0) meet automotive under-hood and cabin requirements. The VGSOT12-G3-18 is explicitly listed in Vishay's AEC-Q101 qualified product matrix.
What is the capacitance of VGSOT12-G3-18 at typical operating bias?
The VGSOT12-G3-18 has a typical capacitance of 115–150 pF at 0 V reverse bias and 54 pF at 6 V reverse bias (f = 1 MHz), as measured in the Electrical Characteristics table. These values are critical for preserving signal integrity in USB 2.0 and HDMI applications; the VGSOT12-G3-18's capacitance profile is optimized to minimize high-frequency attenuation while maintaining robust ESD protection.
How does the NC pin (pin 2) affect PCB layout for VGSOT12-G3-18?
Pin 2 of the VGSOT12-G3-18 is a no-connect terminal - an internal mold compound pad with no electrical function. It must remain unconnected on the PCB; routing traces or placing copper pours beneath it is unnecessary and may compromise thermal or mechanical reliability. The VGSOT12-G3-18 datasheet confirms pin 2 is electrically isolated, and the recommended SOT-23 footprint excludes solder mask opening or thermal relief for this pad.
VGSOT12-G3-18 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay General Semiconductor - Diodes Division
- Package/Case:
- TO-236-3, SC-59, SOT-23-3
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- 1
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 12V (Max)
- Voltage - Breakdown (Min):
- 13.5V
- Voltage - Clamping (Max) @ Ipp:
- 26V
- Current - Peak Pulse (10/1000µs):
- 18.5A (8/20µs)
- Power - Peak Pulse:
- 480W
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- 115pF @ 1MHz
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-3
VGSOT12-G3-18 FAQ
1.How can I place an order for VGSOT12-G3-18 through Aetrix?
Please submit a Request for Quotation (RFQ) for VGSOT12-G3-18 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for VGSOT12-G3-18 reliable?
The price and inventory of VGSOT12-G3-18 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for VGSOT12-G3-18 is usually 5 days.
3.What payment methods are accepted for VGSOT12-G3-18?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for VGSOT12-G3-18 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for VGSOT12-G3-18?
VGSOT12-G3-18 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your VGSOT12-G3-18 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for VGSOT12-G3-18?
For technical support, including VGSOT12-G3-18 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your VGSOT12-G3-18 requirements.
6.How does Aetrix verify that VGSOT12-G3-18 is sourced from the original manufacturer or authorized distributors?
All VGSOT12-G3-18 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that VGSOT12-G3-18 meets industry standards.
7.What is the process for return or replacement of VGSOT12-G3-18?
All VGSOT12-G3-18 units undergo pre-shipment inspection (PSI). If there is an issue with VGSOT12-G3-18, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The VGSOT12-G3-18 part is unused and in its original packaging.
Return procedure for VGSOT12-G3-18:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
VGSOT12-G3-18 Tags
-
ESD9B5.0ST5G
onsemi
-
DESD3V3E1BL-7B
Diodes Incorporated
-
ESD5Z3.3T1G
onsemi
-
D5V0H1B2LP-7B
Diodes Incorporated
-
D5V0P1B2LP-7B
Diodes Incorporated
-
DESD5V0U1BA-7
Diodes Incorporated
-
ESD5Z5.0T1G
onsemi
-
DESD5V0U1BB-7
Diodes Incorporated
-
D12V0L1B2LP-7B
Diodes Incorporated
-
PESD2V0Y1BSFYL
Nexperia USA Inc.
-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage
-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
