Vishay General Semiconductor - Diodes Division VGSOT24-HG3-18
- Part No.:
- VGSOT24-HG3-18
- Manufacturer:
- Vishay General Semiconductor - Diodes Division
- Category:
- TVS Diodes
- Package:
- TO-236-3, SC-59, SOT-23-3
- Datasheet:
-
VGSOT24-HG3-18.pdf
- Description:
- TVS DIODE 24VWM 47VC SOT23
- Quantity:
- Payment:

- Shipping:

Inventory:7,445
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
VGSOT24-HG3-18 from Vishay Semiconductors is a unidirectional single-line ESD protection diode in SOT-23 package, designed for high-reliability data line protection. It delivers 24 V reverse stand-off voltage (VRWM), ±30 kV IEC 61000-4-2/ISO 10605 ESD immunity, and 400 W peak pulse power (8/20 μs), making it suitable for USB 2.0, HDMI, and industrial sensor interface lines.
For engineers reviewing the VGSOT24-HG3-18 datasheet, VGSOT24-HG3-18 pinout, VGSOT24-HG3-18 application, or VGSOT24-HG3-18 equivalent, this device offers verified AEC-Q101 qualification, low 65–80 pF capacitance at 0 V bias, and asymmetrical bidirectional clamping behavior critical for signal integrity in high-speed analog and digital interfaces.
Technical Context
The VGSOT24-HG3-18 implements BiAs-MODE (Bidirectional Asymmetrical) protection: pin 1 grounded, pin 3 connected to protected line. During positive transients, conduction occurs above 27–33 V breakdown (VBR); during negative transients, forward clamping limits voltage to ≤1.7 V at 8.4 A peak current.
Its thermal design supports continuous operation from –55 °C to +150 °C junction temperature, with MSL level 1 moisture sensitivity and UL 94 V-0 molding compound-enabling reflow compatibility up to 260 °C peak and suitability for automotive and industrial PCB assembly.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VRWM | 24 V - Maximum continuous reverse working voltage before leakage exceeds 1 μA; sets upper limit for safe signal swing in protected line. |
| VBR (min/typ/max) | 27 / 30 / 33 V - Reverse breakdown threshold at 1 mA; defines onset of clamping for positive ESD events. |
| VC @ IPPM = 8.4 A | 37.5–46 V - Clamped voltage during worst-case 8/20 μs surge; determines maximum stress on downstream IC input. |
| VF @ IPPM = 8.4 A | ≤1.7 V - Forward clamping voltage under same surge; ensures negative transients are suppressed near ground potential. |
| Capacitance @ 0 V | 65–80 pF - Signal-line loading at DC bias; low enough for <480 Mbps USB 2.0 and 720p HDMI applications. |
| ESD immunity | ±30 kV contact/air discharge - Meets IEC 61000-4-2 and ISO 10605 requirements for robust system-level ESD survivability. |
| PPPM (8/20 μs) | 400 W - Peak pulse power handling capacity; enables protection against lightning-induced surges per IEC 61000-4-5. |
Pinout & Package
SOT-23 package: 3-pin, surface-mount, gull-wing leads; 2.9 mm × 1.3 mm × 1.01 mm body; e3 Sn plating; RoHS-compliant and lead-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1 | Ground (Anode connection) | Low-inductance return path for transient current; must be connected to solid system ground plane. |
| Pin 2 | No internal connection | Electrically isolated; no bonding wire or die attachment; serves mechanical support only. |
| Pin 3 | Protected line (Cathode connection) | Input node for data/signal line; clamps to ground during overvoltage via integrated PN junction. |
Key Features
| Feature | Design Value |
|---|---|
| BiAs-MODE clamping | Asymmetrical response: 37.5–46 V clamping for +ve surges, ≤1.7 V for –ve surges-preserves signal DC offset and minimizes distortion. |
| AEC-Q101 qualification | Qualified for automotive applications including infotainment and ADAS sensor interfaces requiring extended temperature and reliability validation. |
| Low capacitance (65–80 pF) | Enables use on high-speed lines without degrading rise/fall times or causing signal reflection in sub-500 MHz bandwidth systems. |
| e3 Sn termination | Tin-plated leads compatible with standard Pb-free reflow profiles; eliminates lead contamination risk in green manufacturing. |
| MSL level 1 rating | Unlimited floor life at ≤30 °C/60% RH; no baking required prior to assembly-reduces production overhead and moisture-related defects. |
Applications
| USB 2.0 Data Lines | HDMI TMDS Channels |
|---|---|
Use Scenario: Protecting D+ and D− pins of USB 2.0 transceivers against ESD events during hot-plug insertion. IC Role / Device Role / Timing Role: Standalone unidirectional clamp placed between connector and PHY IC; no timing impact on 480 Mbps signaling. Use Value: Maintains signal integrity with ≤80 pF loading while delivering ±30 kV ESD immunity-meeting IEC 61000-4-2 Level 4 compliance. |
Use Scenario: Safeguarding HDMI TMDS differential pairs against electrostatic discharge in consumer AV equipment and automotive displays. IC Role / Device Role / Timing Role: Single-line protection per channel; placed adjacent to HDMI connector to minimize trace inductance. Use Value: 24 V VRWM aligns with HDMI common-mode voltage range; asymmetrical clamping avoids DC offset shift in AC-coupled channels. |
| Automotive Sensor Interfaces | Industrial RS-485 Nodes |
Use Scenario: Shielding LIN or CAN FD physical layer inputs in engine control modules exposed to harsh ESD environments. IC Role / Device Role / Timing Role: Front-end transient suppressor on sensor signal lines; operates independently of bus protocol timing. Use Value: AEC-Q101 qualification and –55 °C to +150 °C operation ensure reliability across under-hood temperature extremes. |
Use Scenario: Protecting RS-485 receiver inputs in factory automation gateways subjected to cable discharge events. IC Role / Device Role / Timing Role: Unidirectional clamp on A/B lines; preserves differential noise rejection by matching capacitance on both sides. Use Value: 400 W peak power rating handles induced surges from nearby motor switching; low leakage (<1 μA at 24 V) prevents bus bias drift. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SMAJ24A | Higher 600 W PPPM (8/20 μs), but 190 pF capacitance and DO-214AC package-larger footprint and higher signal loading. | Best suited for lower-speed power/data lines where board space permits larger package and capacitance is not critical. | Select SMAJ24A only when surge energy exceeds 400 W and layout allows SMC footprint; avoid for USB/HDMI. |
| TPD2E001DRYR | 2-channel, 10 pF typical capacitance, but lower 30 V VRWM and non-AEC-Q101 rated; uses DRY (SOT-553) package. | Targeted at portable electronics with tight capacitance budgets; lacks automotive qualification and single-line flexibility. | Choose TPD2E001DRYR for space-constrained consumer devices needing ultra-low capacitance; not recommended for automotive or industrial use. |
Compared with SMAJ24A and TPD2E001DRYR, VGSOT24-HG3-18 uniquely balances AEC-Q101 qualification, SOT-23 compactness, 24 V VRWM, and 65–80 pF capacitance-making it optimal for automotive sensor interfaces and industrial high-speed data links where reliability, size, and signal fidelity are jointly constrained.
Availability
VGSOT24-HG3-18 is available at Aetrix Electronics and suitable for USB 2.0 interfaces, automotive sensor nodes, and industrial RS-485 communication systems requiring stable component supply, long-term lifecycle support, and AEC-Q101-compliant ESD protection.
Supply support for VGSOT24-HG3-18 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Semiconductors is a global leader in discrete semiconductors, specializing in high-reliability passive and protection components for automotive, industrial, and computing markets.
The VGSOTxx family was developed specifically for high-speed data line ESD protection with asymmetrical clamping behavior, targeting applications demanding low capacitance, AEC-Q101 qualification, and SOT-23 form factor compatibility.
FAQ
What is the maximum operating junction temperature for VGSOT24-HG3-18?
The VGSOT24-HG3-18 has a maximum junction temperature (TJ) of +150 °C, validated per absolute maximum ratings in Vishay document 86326. This rating enables reliable operation in under-hood automotive environments and industrial enclosures without derating. The device maintains specified electrical performance across its full –55 °C to +150 °C TJ range, and VGSOT24-HG3-18 thermal impedance supports sustained power dissipation within this envelope.
Is VGSOT24-HG3-18 qualified to AEC-Q101 standards?
Yes, VGSOT24-HG3-18 is explicitly AEC-Q101 qualified, as confirmed in the Vishay VGSOT03–VGSOT36 datasheet (Rev. 1.1, Feb 2025). This qualification covers temperature cycling, humidity testing, mechanical shock, and ESD robustness-validating its suitability for automotive electronics. VGSOT24-HG3-18 meets all stress test requirements defined in AEC-Q101, and the "HG" in its part number denotes AEC-Q101 qualification per Vishay's ordering code convention.
What is the reverse leakage current specification for VGSOT24-HG3-18 at rated VRWM?
At VR = 24 V (its rated reverse stand-off voltage), VGSOT24-HG3-18 exhibits a maximum reverse leakage current (IR) of 1 μA, measured at Tamb = 25 °C. This low leakage ensures minimal impact on bias networks and signal integrity in high-impedance interfaces. The specification is guaranteed per the ELECTRICAL CHARACTERISTICS table for VGSOT24 in document 86326, and VGSOT24-HG3-18 maintains this performance across its full operating temperature range.
Does VGSOT24-HG3-18 support bidirectional ESD protection?
VGSOT24-HG3-18 implements BiAs-MODE (Bidirectional Asymmetrical) protection: it clamps positive transients above VBR (27–33 V) to ground via reverse conduction, and negative transients to ~1.7 V via forward conduction. While functionally bidirectional in suppression, it is electrically unidirectional-pin 1 must be grounded and pin 3 connected to the protected line. This architecture is intrinsic to VGSOT24-HG3-18 and documented in the BiAs-MODE section of its datasheet.
What is the capacitance of VGSOT24-HG3-18 at 12 V reverse bias?
At VR = 12 V and f = 1 MHz, VGSOT24-HG3-18 exhibits a typical capacitance of 23 pF, as specified in the ELECTRICAL CHARACTERISTICS table for VGSOT24 (document 86326, page 7). This low-bias capacitance confirms minimal high-frequency loading on signal lines operating near mid-rail voltages, supporting clean signal transmission in applications like RS-485 receivers and sensor analog outputs. The value is measured and guaranteed-not derived-and applies directly to VGSOT24-HG3-18.
VGSOT24-HG3-18 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay General Semiconductor - Diodes Division
- Package/Case:
- TO-236-3, SC-59, SOT-23-3
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- 1
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 24V (Max)
- Voltage - Breakdown (Min):
- 27V
- Voltage - Clamping (Max) @ Ipp:
- 46V
- Current - Peak Pulse (10/1000µs):
- 8.4A (8/20µs)
- Power - Peak Pulse:
- 400W
- Power Line Protection:
- No
- Applications:
- -
- Capacitance @ Frequency:
- 65pF @ 1MHz
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q101
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-3
VGSOT24-HG3-18 FAQ
1.How can I place an order for VGSOT24-HG3-18 through Aetrix?
Please submit a Request for Quotation (RFQ) for VGSOT24-HG3-18 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for VGSOT24-HG3-18 reliable?
The price and inventory of VGSOT24-HG3-18 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for VGSOT24-HG3-18 is usually 5 days.
3.What payment methods are accepted for VGSOT24-HG3-18?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for VGSOT24-HG3-18 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for VGSOT24-HG3-18?
VGSOT24-HG3-18 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your VGSOT24-HG3-18 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for VGSOT24-HG3-18?
For technical support, including VGSOT24-HG3-18 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your VGSOT24-HG3-18 requirements.
6.How does Aetrix verify that VGSOT24-HG3-18 is sourced from the original manufacturer or authorized distributors?
All VGSOT24-HG3-18 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that VGSOT24-HG3-18 meets industry standards.
7.What is the process for return or replacement of VGSOT24-HG3-18?
All VGSOT24-HG3-18 units undergo pre-shipment inspection (PSI). If there is an issue with VGSOT24-HG3-18, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The VGSOT24-HG3-18 part is unused and in its original packaging.
Return procedure for VGSOT24-HG3-18:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
VGSOT24-HG3-18 Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

