My Inquiry
My Account
Vishay General Semiconductor - Diodes Division VGSOT36C-G3-08
- Part No.:
- VGSOT36C-G3-08
- Manufacturer:
- Vishay General Semiconductor - Diodes Division
- Category:
- TVS Diodes
- Package:
- TO-236-3, SC-59, SOT-23-3
- Datasheet:
-
VGSOT36C-G3-08.pdf
- Description:
- TVS DIODE 36VWM 71VC SOT23-3
- Quantity:
- Payment:
- Shipping:
Inventory:4,597
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
VGSOT36C-G3-08 from Vishay Semiconductors is a two-line unidirectional ESD protection diode in SOT-23 package, featuring common-anode dual-channel configuration, 36 V reverse working voltage (VRWM), ±30 kV IEC 61000-4-2/ISO 10605 ESD immunity, and 400 W peak pulse power (8/20 μs). It protects high-speed data lines such as USB 2.0, HDMI, or industrial sensor interfaces against electrostatic discharge.
For engineers reviewing the VGSOT36C-G3-08 datasheet, VGSOT36C-G3-08 pinout, VGSOT36C-G3-08 application, or VGSOT36C-G3-08 equivalent, key selection criteria include its 36 V VRWM rating, bidirectional asymmetrical (BiAs) clamping behavior, low 1.4 V forward clamping at 5.6 A, 45–65 pF capacitance at 0 V bias, and AEC-Q101 qualification for automotive-grade reliability.
Technical Context
The VGSOT36C-G3-08 implements a dual-diode common-anode topology enabling two-line unidirectional ESD protection with independent clamping paths to ground (pin 3). Its BiAs-MODE operation delivers asymmetric clamping: reverse breakdown at 39–47 V (VBR) and forward conduction near 1.0–1.2 V (VF), ensuring robust positive transient suppression and near-ground-level negative transient clamping.
In BiSy-MODE (single-line bidirectional use), pins 1 and 2 form a symmetrical clamp with 36.5 V VRWM and 50–72 V clamping at 5.6 A, while pin 3 remains unconnected. The device supports both configurations without external components and maintains MSL Level 1 moisture sensitivity per J-STD-020.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VRWM | 36 V - Maximum continuous reverse operating voltage before leakage exceeds 1 μA; sets upper limit for protected signal swing. |
| VBR (min/typ/max) | 39 / 43 / 47 V - Reverse breakdown threshold at 1 mA; defines onset of clamping for overvoltage transients. |
| VC @ IPPM = 5.6 A | 52–71 V - Peak clamping voltage during 8/20 μs surge; determines maximum stress on downstream ICs. |
| VF @ IPPM = 5.6 A | ≤1.4 V - Forward clamping voltage under same surge; ensures negative transients are suppressed close to ground. |
| CD @ VR = 0 V | 45–65 pF - Junction capacitance at zero bias; impacts signal integrity in high-speed interfaces like USB 2.0. |
| ESD immunity | ±30 kV contact/air (IEC 61000-4-2 & ISO 10605) - Validated ESD robustness for end-equipment compliance testing. |
| AEC-Q101 qualified | Yes - Qualified for automotive applications including infotainment and body electronics per stress test requirements. |
Pinout & Package
SOT-23 package (3-pin, standard footprint), 9.2 mg weight, UL 94 V-0 molding compound, MSL Level 1, peak reflow temperature 260 °C.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1 | Anode of Diode 1 | Connects to first protected line (L1); conducts transient current to ground during positive overvoltage events. |
| Pin 2 | Anode of Diode 2 | Connects to second protected line (L2); provides independent clamping path for L2 in common-anode configuration. |
| Pin 3 | Common Cathode / Ground | Must be connected to system ground; serves as shared return path for both protection diodes in BiAs-MODE. |
Key Features
| Feature | Design Value |
|---|---|
| Two-line unidirectional ESD protection | Enables simultaneous protection of differential or parallel data lines (e.g., CAN_H/CAN_L, RS-485 A/B) with single component. |
| Bidirectional asymmetrical (BiAs) clamping | Delivers 39–47 V reverse clamping and ≤1.4 V forward clamping, minimizing voltage overshoot on both polarities. |
| Configurable as single-line bidirectional (BiSy) | By leaving pin 3 unconnected and using pins 1–2, achieves symmetrical clamping for legacy analog or single-ended signals. |
| AEC-Q101 qualified | Validated for automotive underhood and cabin environments with guaranteed operation from −55 °C to +150 °C junction temperature. |
| e3 Sn termination | Lead-free, RoHS-compliant matte tin plating ensures solderability and long-term interconnect reliability in automated assembly. |
Applications
| USB 2.0 Interface Protection | HDMI Data Line Protection |
|---|---|
Use Scenario: Protecting D+ and D− lines of USB 2.0 ports against ESD events during hot-plug insertion or handling. IC Role / Device Role / Timing Role: Dual-channel unidirectional TVS diode providing low-capacitance (<65 pF), low-clamp-voltage protection aligned with USB 2.0 signal integrity requirements. Use Value: Prevents latch-up or damage to USB transceivers by clamping transients to ≤71 V while maintaining <1.4 V forward drop for negative spikes. | Use Scenario: Safeguarding TMDS clock and data channels in HDMI 1.4 receivers against user-induced ESD in consumer AV equipment. IC Role / Device Role / Timing Role: Common-anode dual TVS placed on each differential pair, leveraging BiAs clamping to preserve signal symmetry and timing margin. Use Value: Enables compliance with IEC 61000-4-2 Level 4 (±15 kV air) without degrading 480 Mbps data rate due to low 45–65 pF capacitance at DC bias. |
| Automotive CAN Bus Protection | Industrial Sensor Signal Conditioning |
Use Scenario: Protecting CAN_H and CAN_L lines in automotive body control modules exposed to harsh ESD environments per ISO 10605. IC Role / Device Role / Timing Role: AEC-Q101-qualified dual TVS with 36 V VRWM, matching typical CAN bus common-mode voltage range and supporting fault-tolerant operation. Use Value: Ensures uninterrupted CAN communication by limiting clamping voltage to ≤71 V during ±30 kV contact discharge, preventing bit errors or node reset. | Use Scenario: Shielding 4–20 mA or 0–10 V analog outputs from ESD in factory automation sensors mounted on metal enclosures. IC Role / Device Role / Timing Role: Unidirectional dual TVS used in BiSy mode (pins 1–2 only) to protect single-ended analog outputs with symmetrical ±30 kV immunity. Use Value: Maintains analog accuracy with <1 μA leakage at 36 V and avoids signal distortion via low 23–33 pF capacitance in BiSy configuration. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SMA6J36A | Single-line unidirectional TVS, DO-214AC package, 36 V VRWM, 600 W PPPM (8/20 μs), 150 pF capacitance. | Higher capacitance limits use to low-speed analog; lacks dual-line integration and BiAs functionality. | Select when space allows larger package and only one line requires protection. |
| TPD2E001DRSR | Two-line unidirectional ESD array in UQFN-6, 5 V VRWM, 3 A IPPM, 12 pF capacitance, integrated 10 Ω series resistors. | Lower VRWM suits 3.3 V logic; lower surge rating and no AEC-Q101 qualification. | Select for portable USB/MIPI interfaces where ultra-low capacitance and small footprint outweigh automotive qualification needs. |
Compared with SMA6J36A and TPD2E001DRSR, the VGSOT36C-G3-08 uniquely combines dual-line protection, AEC-Q101 qualification, 36 V VRWM, and BiAs/BiSy configurability in a standard SOT-23-enabling compact, automotive-grade ESD hardening of medium-voltage data buses without redesigning layout or sacrificing surge margin.
Availability
VGSOT36C-G3-08 is available at Aetrix Electronics and suitable for USB 2.0 interface protection, automotive CAN bus hardening, and industrial sensor signal conditioning requiring stable component supply across production lifecycles.
Supply support for VGSOT36C-G3-08 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Semiconductors is a global leader in discrete semiconductors, specializing in high-reliability diodes, MOSFETs, optoelectronics, and passive components for automotive, industrial, and computing markets.
The VGSOTxxC family was engineered specifically for compact, high-performance ESD protection of multi-line data interfaces-balancing low capacitance, precise clamping, and automotive-grade ruggedness in standardized surface-mount packages.
FAQ
What is the maximum reverse working voltage (VRWM) of the VGSOT36C-G3-08?
The VGSOT36C-G3-08 has a maximum reverse working voltage (VRWM) of 36 V, verified per electrical characteristics table on page 8 of Vishay document 86325. This rating ensures reliable operation up to 36 V DC or peak AC signal levels without significant leakage current (≤1 μA at 36 V), making it suitable for 24 V industrial buses and automotive subsystems.
How does the VGSOT36C-G3-08 support both two-line and single-line ESD protection modes?
The VGSOT36C-G3-08 supports BiAs-MODE (two-line unidirectional) with pin 3 grounded and pins 1/2 connected to separate signal lines, and BiSy-MODE (single-line bidirectional) with pin 3 left unconnected and pins 1–2 forming a symmetrical clamp. Both configurations are validated in Vishay's datasheet sections 5 and 9, with distinct VRWM, VBR, and VC values published for each mode.
Is the VGSOT36C-G3-08 qualified to AEC-Q101 standards?
Yes, the VGSOT36C-G3-08 is explicitly AEC-Q101 qualified, as stated in the FEATURES section (page 1) and PACKAGE DATA table (page 2) of Vishay document 86325. This qualification covers stress tests including HTGB, AC/DC life test, temperature cycling, and ESD HBM/MM, confirming suitability for automotive applications with junction temperatures from −55 °C to +150 °C.
What is the clamping voltage of the VGSOT36C-G3-08 under a 5.6 A 8/20 μs surge?
Under a 5.6 A 8/20 μs surge (IPPM), the VGSOT36C-G3-08 exhibits a reverse clamping voltage (VC) of 52–71 V in BiAs-MODE (page 8), and 60–72 V in BiSy-MODE (page 11). These values define the maximum voltage imposed on protected circuitry during worst-case transient events and are measured per IEC 61000-4-5 conditions.
Does the VGSOT36C-G3-08 require external components for basic ESD protection?
No, the VGSOT36C-G3-08 operates as a standalone ESD protection device with no external components required. Its integrated dual-diode common-anode structure provides complete two-line protection when pin 3 is grounded, and single-line bidirectional protection when pin 3 is left floating-both configurations validated in Vishay's application diagrams (Fig. 20358 and Fig. 20361).
VGSOT36C-G3-08 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay General Semiconductor - Diodes Division
- Package/Case:
- TO-236-3, SC-59, SOT-23-3
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- 2
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 36V (Max)
- Voltage - Breakdown (Min):
- 39V
- Voltage - Clamping (Max) @ Ipp:
- 71V
- Current - Peak Pulse (10/1000µs):
- 5.6A (8/20µs)
- Power - Peak Pulse:
- 400W
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- 45pF @ 1MHz
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-3
VGSOT36C-G3-08 FAQ
1.How can I place an order for VGSOT36C-G3-08 through Aetrix?
Please submit a Request for Quotation (RFQ) for VGSOT36C-G3-08 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for VGSOT36C-G3-08 reliable?
The price and inventory of VGSOT36C-G3-08 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for VGSOT36C-G3-08 is usually 5 days.
3.What payment methods are accepted for VGSOT36C-G3-08?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for VGSOT36C-G3-08 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for VGSOT36C-G3-08?
VGSOT36C-G3-08 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your VGSOT36C-G3-08 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for VGSOT36C-G3-08?
For technical support, including VGSOT36C-G3-08 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your VGSOT36C-G3-08 requirements.
6.How does Aetrix verify that VGSOT36C-G3-08 is sourced from the original manufacturer or authorized distributors?
All VGSOT36C-G3-08 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that VGSOT36C-G3-08 meets industry standards.
7.What is the process for return or replacement of VGSOT36C-G3-08?
All VGSOT36C-G3-08 units undergo pre-shipment inspection (PSI). If there is an issue with VGSOT36C-G3-08, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The VGSOT36C-G3-08 part is unused and in its original packaging.
Return procedure for VGSOT36C-G3-08:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
VGSOT36C-G3-08 Tags
-
ESD9B5.0ST5G
onsemi
-
DESD3V3E1BL-7B
Diodes Incorporated
-
ESD5Z3.3T1G
onsemi
-
D5V0H1B2LP-7B
Diodes Incorporated
-
D5V0P1B2LP-7B
Diodes Incorporated
-
DESD5V0U1BA-7
Diodes Incorporated
-
ESD5Z5.0T1G
onsemi
-
DESD5V0U1BB-7
Diodes Incorporated
-
D12V0L1B2LP-7B
Diodes Incorporated
-
PESD2V0Y1BSFYL
Nexperia USA Inc.
-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage
-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
