My Inquiry
My Account
Vishay General Semiconductor - Diodes Division VGSOT36C-HG3-18
- Part No.:
- VGSOT36C-HG3-18
- Manufacturer:
- Vishay General Semiconductor - Diodes Division
- Category:
- TVS Diodes
- Package:
- TO-236-3, SC-59, SOT-23-3
- Datasheet:
-
VGSOT36C-HG3-18.pdf
- Description:
- TVS DIODE 36VWM 71VC SOT23
- Quantity:
- Payment:
- Shipping:
Inventory:5,460
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
VGSOT36C-HG3-18 from Vishay Semiconductors is a two-line unidirectional ESD protection diode in SOT-23 package, featuring common-anode dual-channel configuration, 36 V reverse working voltage (VRWM), ±30 kV IEC 61000-4-2/ISO 10605 ESD immunity, and 400 W peak pulse power (8/20 μs). It protects high-speed data lines such as USB 2.0 or CAN FD interfaces against electrostatic discharge.
For engineers reviewing the VGSOT36C-HG3-18 datasheet, VGSOT36C-HG3-18 pinout, VGSOT36C-HG3-18 application, or VGSOT36C-HG3-18 equivalent, this page delivers verified electrical characteristics, BiAs/BiSy dual-mode operation details, clamping behavior under transient stress, and AEC-Q101-qualified alternatives for automotive and industrial signal line protection.
Technical Context
The VGSOT36C-HG3-18 implements BiAs-MODE (Bidirectional Asymmetrical) protection when pins 1 and 2 connect to protected lines and pin 3 grounds - enabling independent forward/reverse clamping: low VF (~1.4 V at 5.6 A) for negative transients and controlled VC (52–71 V at IPPM) for positive surges. Its dual-diode common-anode topology supports parallel use to double surge current handling.
In BiSy-MODE (single-line bidirectional symmetrical), pins 1 and 2 form a bipolar path with pin 3 left open, delivering matched clamping (VC = 60–72 V at IPPM) via series conduction of one diode in forward and one in reverse. This mode yields 23–33 pF capacitance at 0 V, suitable for ≤100 Mbps data lines.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Device Type | Two-line unidirectional ESD protection diode, common-anode dual-channel |
| VRWM | 36 V - maximum continuous reverse voltage before leakage exceeds 1 μA; sets upper limit for safe signal swing in protected lines |
| VBR (min/typ/max) | 39 V / 43 V / 47 V at 1 mA - defines onset of avalanche conduction; determines minimum clamping threshold under positive transients |
| VC @ IPPM | 52–71 V at 5.6 A (8/20 μs) - peak clamped voltage during worst-case surge; directly limits stress on downstream IC I/O |
| Capacitance @ 0 V | 45–65 pF - total line-to-ground capacitance per channel; impacts signal integrity in high-frequency interfaces like USB 2.0 |
| ESD Immunity | ±30 kV contact/air per IEC 61000-4-2 and ISO 10605 - meets Level 4 immunity for handheld and automotive port interfaces |
| AEC-Q101 Qualified | Yes - validated for automotive underhood and infotainment applications requiring extended temperature (-55 °C to +150 °C) and reliability |
Pinout & Package
SOT-23 package (JEDEC TO-236AB), 3-pin, green molding compound, MSL level 1, 9.2 mg weight, UL 94 V-0 flammability rating.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1 | Anode of Channel 1 | Connects to first protected signal line (L1); conducts transient current to ground during positive overvoltage |
| Pin 2 | Anode of Channel 2 | Connects to second protected signal line (L2); enables simultaneous dual-line protection with shared cathode |
| Pin 3 | Common Cathode | Must be connected to system ground; provides return path for both channels' ESD current |
Key Features
| Feature | Design Value |
|---|---|
| Dual-mode operation (BiAs/BiSy) | Supports either two-line asymmetric protection (pins 1+2 → L1/L2, pin 3 → GND) or single-line symmetric protection (pins 1–2 only, pin 3 open) |
| Low forward clamping | VF ≤ 1.4 V at 5.6 A ensures minimal voltage rise during negative ESD events - critical for protecting CMOS inputs |
| AEC-Q101 qualification | Validated for automotive environments including temperature cycling, humidity bias, and mechanical shock per AEC standard |
| e3 Sn termination | Lead (Pb)-free, matte tin plating compatible with RoHS-compliant reflow profiles up to 260 °C peak |
| High ESD robustness | ±30 kV air/contact discharge withstand enables compliance with IEC 61000-4-2 Level 4 and ISO 10605 for harsh end-user environments |
Applications
| USB 2.0 Data Lines | CAN FD Bus Protection |
|---|---|
Use Scenario: Protecting D+ and D− lines of USB 2.0 ports against user-handling ESD in industrial HMIs and automotive diagnostics interfaces. IC Role / Device Role / Timing Role: Two-line unidirectional clamp placed between connector and USB transceiver, with common cathode grounded. Use Value: 45–65 pF capacitance preserves signal integrity up to 480 Mbps; ±30 kV immunity prevents interface lockup or PHY damage. |
Use Scenario: Safeguarding CAN FD high-speed (5 Mbps) differential bus lines in vehicle ECUs exposed to cable-discharge events. IC Role / Device Role / Timing Role: Dual-channel ESD suppressor on CANH/CANL, leveraging BiAs mode for independent line protection without cross-talk. Use Value: 36 V VRWM matches CAN FD common-mode range; 52–71 V clamping avoids violating transceiver absolute max ratings during surge. |
| Industrial RS-485 Transceivers | Automotive LIN Bus Nodes |
Use Scenario: Shielding RS-485 A/B lines in factory automation gateways where long cables induce ESD coupling. IC Role / Device Role / Timing Role: Common-cathode dual diode placed at connector side, grounding transients before they reach isolated transceiver. Use Value: 400 W (8/20 μs) peak power rating handles multi-pulse ESD bursts; AEC-Q101 qualification supports extended-life deployments. |
Use Scenario: Protecting LIN bus master/slave nodes in body control modules from ESD during service port access or sensor replacement. IC Role / Device Role / Timing Role: Single-line BiSy configuration (pins 1–2) used on LIN signal line, with pin 3 unconnected for symmetrical clamping. Use Value: 23–33 pF capacitance minimizes LIN timing skew; 36.5 V VRWM accommodates LIN's 12 V supply margin and load-dump tolerance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SMAJ36A-E3/57T | Single-line unidirectional TVS; 36 V VRWM, 600 W PPPM (8/20 μs), 100 pF typical capacitance | Higher capacitance limits use to ≤10 Mbps interfaces; no dual-line or BiSy capability | Select when only one line requires protection and higher surge power is needed over lower capacitance |
| TPD2E001DRYR | Two-line unidirectional ESD array; 5 V VRWM, 3.5 A IPPM, 12 pF per line, non-AEC-Q101 | Lower voltage rating suits USB/LVDS; not qualified for automotive underhood use | Prefer for consumer-grade high-speed interfaces where AEC-Q101 is unnecessary and ultra-low capacitance is critical |
Compared with SMAJ36A-E3/57T and TPD2E001DRYR, the VGSOT36C-HG3-18 uniquely combines dual-line protection, AEC-Q101 qualification, and 23–65 pF adjustable capacitance across BiAs/BiSy modes - making it optimal for automotive and industrial differential bus designs requiring compact, qualified, and flexible ESD hardening.
Availability
VGSOT36C-HG3-18 is available at Aetrix Electronics and suitable for USB 2.0 interface protection, CAN FD bus hardening, and industrial RS-485 transceiver safeguarding requiring stable component supply across production lifecycles.
Supply support for VGSOT36C-HG3-18 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Semiconductors is a global leader in discrete semiconductors, specializing in high-reliability diodes, MOSFETs, optoelectronics, and passive components for automotive, industrial, and computing markets.
The VGSOTxxC family is engineered for robust, space-efficient ESD protection of high-speed data lines - balancing low capacitance, high surge rating, and AEC-Q101 compliance for demanding automotive and industrial applications.
FAQ
What is the maximum reverse working voltage (VRWM) of the VGSOT36C-HG3-18?
The VGSOT36C-HG3-18 has a maximum reverse working voltage (VRWM) of 36 V, meaning it reliably blocks voltages up to this level with reverse leakage ≤1 μA. This rating ensures compatibility with 24 V and 36 V industrial buses and automotive CAN FD systems while maintaining low standby power loss. The VGSOT36C-HG3-18 maintains this specification across its full operating temperature range of −55 °C to +150 °C.
How does the VGSOT36C-HG3-18 support dual-mode ESD protection?
The VGSOT36C-HG3-18 supports BiAs-MODE (two-line asymmetric) when pins 1 and 2 connect to separate signal lines and pin 3 grounds, and BiSy-MODE (one-line symmetric) when only pins 1 and 2 are used with pin 3 open. In BiAs mode, it delivers independent clamping for each line; in BiSy mode, it provides matched positive/negative clamping with reduced capacitance (23–33 pF). Both configurations are validated in the official Vishay datasheet for VGSOT36C-HG3-18.
Is the VGSOT36C-HG3-18 qualified to AEC-Q101?
Yes, the VGSOT36C-HG3-18 is AEC-Q101 qualified, having passed stress tests including HTGB, AC/DC life test, temperature cycling, and ESD HBM/MM per the AEC standard. This qualification confirms suitability for automotive applications such as body control modules, infotainment interfaces, and powertrain communication nodes where reliability under thermal and electrical stress is mandatory. The VGSOT36C-HG3-18 carries the "HG" environmental code denoting AEC-Q101 compliance.
What is the clamping voltage of the VGSOT36C-HG3-18 under peak surge conditions?
Under an 8/20 μs peak pulse current of 5.6 A (IPPM), the VGSOT36C-HG3-18 clamps to 52–71 V - the maximum voltage seen by downstream circuitry during worst-case surge. At lower currents (e.g., 1 A), clamping drops to 45–60 V. These values are measured per IEC 61000-4-5 and define the protective ceiling that safeguards sensitive transceivers. The VGSOT36C-HG3-18 achieves this with minimal forward voltage (<1.4 V) during negative transients.
Can the VGSOT36C-HG3-18 be used in parallel to increase surge handling?
Yes, the VGSOT36C-HG3-18 supports parallel connection of its internal diodes to double peak pulse current capacity - achieving up to 11.2 A IPPM and 800 W PPPM (8/20 μs) while halving effective series inductance and resistance. This configuration reduces clamping voltage and improves protection margin for high-energy threats. Parallel use is explicitly documented in the Vishay VGSOT36C-HG3-18 datasheet and requires matched layout symmetry for balanced current sharing.
VGSOT36C-HG3-18 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay General Semiconductor - Diodes Division
- Package/Case:
- TO-236-3, SC-59, SOT-23-3
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- 2
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 36V (Max)
- Voltage - Breakdown (Min):
- 39V
- Voltage - Clamping (Max) @ Ipp:
- 71V
- Current - Peak Pulse (10/1000µs):
- 5.6A (8/20µs)
- Power - Peak Pulse:
- 400W
- Power Line Protection:
- No
- Applications:
- -
- Capacitance @ Frequency:
- 45pF @ 1MHz
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q101
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-3
VGSOT36C-HG3-18 FAQ
1.How can I place an order for VGSOT36C-HG3-18 through Aetrix?
Please submit a Request for Quotation (RFQ) for VGSOT36C-HG3-18 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for VGSOT36C-HG3-18 reliable?
The price and inventory of VGSOT36C-HG3-18 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for VGSOT36C-HG3-18 is usually 5 days.
3.What payment methods are accepted for VGSOT36C-HG3-18?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for VGSOT36C-HG3-18 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for VGSOT36C-HG3-18?
VGSOT36C-HG3-18 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your VGSOT36C-HG3-18 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for VGSOT36C-HG3-18?
For technical support, including VGSOT36C-HG3-18 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your VGSOT36C-HG3-18 requirements.
6.How does Aetrix verify that VGSOT36C-HG3-18 is sourced from the original manufacturer or authorized distributors?
All VGSOT36C-HG3-18 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that VGSOT36C-HG3-18 meets industry standards.
7.What is the process for return or replacement of VGSOT36C-HG3-18?
All VGSOT36C-HG3-18 units undergo pre-shipment inspection (PSI). If there is an issue with VGSOT36C-HG3-18, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The VGSOT36C-HG3-18 part is unused and in its original packaging.
Return procedure for VGSOT36C-HG3-18:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
VGSOT36C-HG3-18 Tags
-
ESD9B5.0ST5G
onsemi
-
DESD3V3E1BL-7B
Diodes Incorporated
-
ESD5Z3.3T1G
onsemi
-
D5V0H1B2LP-7B
Diodes Incorporated
-
D5V0P1B2LP-7B
Diodes Incorporated
-
DESD5V0U1BA-7
Diodes Incorporated
-
ESD5Z5.0T1G
onsemi
-
DESD5V0U1BB-7
Diodes Incorporated
-
D12V0L1B2LP-7B
Diodes Incorporated
-
PESD2V0Y1BSFYL
Nexperia USA Inc.
-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage
-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
